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ABSTRACT: Disclosed is a data processor including a plurali- 
ty of cascaded registers connected together to selectively m- 
form left and right shifts, as well as right rotation. The re&= 
stages are selectively connected to feed and be responsive to u 
single data line at either end thereof. The register stages a@ 
selectively connected with parallel data lines to  be respo- 
to signals on the data lines. Words stored in the register can b 
combined with words on the parallel data lines in accordance 
with logical functions such as AND, OR, EXCLUSIVE OR. 
ADDITION, and SUBTRACTION. The register stages can 
also combine signals from one of the serial data lines with 
signals stored therein and from the parallel data lines. 
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V A 3 I A I E E  DIGITAN, E"IC)CESSOR INCLUDING A $r11)1.10 zonwsdersng rbc: a p p ~ r d t t ! ~  01 r c 1 ' c " ~  r
REGISTER POI  8t i1n iNG A N D  ROTATING BiT8 EN conqndesstuon wsll be gr'dera t o  the C B I ~ C U ~ R ~ J  cln - -  , - p  a D 3' 
EITHER DIR@CTiOnP ~hif t  aegtt~er stage, by refelring e o  FEG P ' e t I V V  pgC "y.. 
The thlV@l?t8ost desertbed !tel'~l!l FwaR K P ~ ~ I ~ I :  by a11 C ~ ~ ! O Y G C  hd%nz \htft rcg8seca htc ig~ (I$ 1 brarnp~12e-~r,2 id  
of tne Unnted Srnaes Govt-raamen4 and msby be manbf~anured 5 ~f tn\orter%, each hc'tc3g rn1tcr~~at me-? \ r  - i qd 
and used by or for the CZO~esn~sr~~lb brrr gb~gcrnmrntal purptasfs hcpdrdncd by ia pair of rii,rmdttEy c.lrmd ats;v s bc h . 
w~ahous uhe. paymen( arf an) ro) altscr thcaca~n o r  therefor xhtf'a scglat~r rataga: a \  dc+crubc,i 1r4 its- n,r >ri w t t  
Fhe ~9re.ient snb@nt~can relate% to ddld I)F~ILCNM):P~, and m(l, i  z ) x $ d C  w m L ~ o n d ~ ~ t o ~  ircitd clf'e~l t C c i n L a \ ~ V  t16 j: & r 
pap$8cu!dlriy tIP 6 d d t ~  PTOCCPBOP ~ ~ ~ i h ~ d l n f i  rl pi~d~d!bt~ I D ~ F I ~ ~ R ~ L T  iormcta A~ lor& hetalc nralcdKdled clrcust 6 ( ?-:? b n  -?,% fl .. 1 ' 7  
btage~ W ~ I C B B  are M ~ C C R I V C E ~  I ~ ~ C ~ C O ~ ~ C L ~ C  i wVh W C ~  other to i CI ri t,, h, ~ ~ P ~ ~ P Y E O O ~ ,  hOWCB,Cr ( ~13et $1 , 8 -  & V  % 
effect a mulf~piactty ofoperatrc~nla ntsy bc utsllred t i n  lirri r,T k40'sf U "* 1- s re r ia , ,  r t l x  
With the advent tsf l a r ~ e  %ale ~ntcgrdtcd ctrbu~tm. $1 han e)llpa 
berome fearanble to p~14i) im rnu\tnpR~ cqxtaliona w h ~ h  creeo- I he hdxnc rcgrsecs %Cage ,c>wore%r- r -  ucr I 1 + , I <  is X) 
fore have been conb!desed am$rractfical hccaanw of power dnd 12, the former hdvln6 dn ~nput recipoalca t i  n a I F - r  9 
space sequrrement8 Wath dawrete and indavsdlaal sntegsdted 1 5  terminal 13 the dcrl\rng fi $ana 7 t i  :I? * F~ 
B I B A ~ U L W  ~t hbs generally bc,est the prtactsce to nnterctrnnett 14 input i,urpus trlunandl*, 13 ; ? n ~  l i f  i XI) -(  I 
computer e%emtants #in a relatsvely r~gkd manner whererq the Dccted together by n r r m z d ] y  c~n,e6, l*wL", 1"  sic** 1 
number oI  poss~ble functnond that could be achnrved "ab 82 are seles:,ve1y cons;ecleo i 3  e d r )  1 L~~ -31 
lamated ciosed i~bstch 201 
In accordance weth the prewnt anventnon, a pluraleay of re- 20 
~~~h oflnrertePs 
glster stages are sntercasnnected wath each other and serral 
~ u c t e v r t y  MO 
data oousrccs; connected to the lease and most atgneficant Ekagez paths 
to effect transfer of data an either drrectaon and rotatlorn 
,,eb, at ,,,,,, 
thereof at will Data are hransfetred to and isom the regsster to MOSFEl v s  17 and 1 
hnes connected to :ke Ora~t and most usgwrficant ble stages to 25 tesmnal ofthe hnver 
reducc the numbar  ohedierna! lea& to tlkc $)stem 18 15 forward blase 
According Err anoiktcr ,mV.uodnmeni of the ~mventton, words M&BSFET 17 
exprchwd! as paraZEei aiato are cembrncd weth worda s t~aed  nn crvatetP a relHelv 
the $eg8siLr stages rn escwrdsance w ~ t R  a pluratity of dtflerent drdIn of a 
opcraiun& rnatructrraah, van , iogacal AND, Et~gl~ifi OR, EXCLU- 30 Because 
S I V b Q R ,  add, subtract the aegrster word from the word on cdpacctance, 
the Inklia*s, subtract the word on the %mes from the regaster 
rles and btorr chs 
word, and load the exlesna! word lnta the regnster In add~taorz, from the electrodes 
the register stage8 can be cleared to zero or set 80 one at wall, Switches 15 and 16 coimpusse an SJ l  t i  t ai r j  " 
and the lowesr order stage as wEectr~c%y sesponsmve to sernal 35 MOSFET's 21 and 22, havsny thew wcr-r e .. r -rri.<es LOI d a ~ a  bats, as well aa the parallel data bnrs The most slgntficant 
b,t \Page a', seleetave'sy coupled to a serial data larne or to an nected together and thew dram electrsdcs 5 7.1 g -0 
nected The gate electrodes of MOSFF IT'. l k  ~r - 2P a I O\E>~IOW und~cator 
pDeferB$jY, the entire data P ~ c e ~ ~ ~  comprises a large scale Pespons"e lo c o m ~ ' e m e n b r ~  vo'ma7$esa 'la a't'' 
antegrated cagcuaa that may be on a stngle c-,lp to 40 elemenki comprssrng switch are samiair'ab ' bcn Li 
c o n s w e  space and power shon-crrcunted 
A fusolther fecn(hare enventron 1s ahat the data In  ' ''- r'i26t'g 
can ~ 1 1 j  enehcr feed ba~s into sega6te.r or be respon- and to Ihe c l i o d  s'3'' * URe7e ''' 
sIve to In tee regjsrer ~ l ~ ~ ,  the gognc between path 8s establ~shed between lermlnaj~ 1% * a3c .4 3 ' ~  11-6 PL 
~ m g e s  1% eslabilshed so that neefatave number operations are 45 Put voPe'%e of stage IE: an opgosuee 3ei*se i". 'li ~ ' 2  vcriib 
pefiormed m the BIWO'P complement binary ar~thmetrc at terminal 83 The voltage at the output of slog: 1 )  ,s i - 6 w ~ l l i , :  
$t os, accordrngly, an object of the present snvenraon to pro- the Input of sQge 12 ''a switch 86, wt -*cJY v ~ ~ ~ ' ~ g r  u t  
a end llgnproved data proceswr having capa$lliity for leem~ndl 14 is of the siti-ne poiarlrji eia Orne g d  * vb 2 r - r w r a  
wultapis: connecteons between a p8uraEaty of reglster stages 13 The volQage at iermlndi 14 ss coupler D L ~  t *L I ~ ~ " - S S L ~ A  5'"
kn addmtloca! the lnventlon as to psovlde a 50 through closed sw~ech I.5 to cstablrsh sh * rcgcrcr t ,  */s: ce, 
d s t ~  processor capable of perlormlng multaple operations on bgck paah 
pamael wordu, such opesattone baang, for example, addlaRon, To ~onsnder a speclfie example of the -g t , f '~  I L g~ qxpl"r  
~ubtractnan, Iop8e~$ AND, Bogacal OR,  logd~cal EXCLUSIVE tn"", "~BU"" terrn~nal 13 hab appiacts rher i t a  0 tc6 ai%c 
OW, and one's and twbg'a complement~ng equal to the voltage at term~ndl 19 whereby s Fa* irnpaitdniL 
A further oblect the pregent ~nvgntaon 8s lo provide data 55 WOUKC' dram path subanste Isg rranelrstor B8, a L *ha: WOLtTLil 
prosemor rncluding a plurality of regsster stages, the opcwlton d ran  p"Ph off MoSFEr 17 1% v ~ f l ~ a b j ~  an J tW7 cfvcu rn 
of whisk can be altered at wlill to enable left and ragha ehafte, as sec8uence, a ground voltage 16 coupled ab i f lo :  
well m feedback of MOSFET 18 and fed through closed w k t - h  16 the g6a L 
A further object of the present nnvention ss to provide a data electrodes of stage 12 In respuriw the 3 - o ~ ~ ~ ~  P ~tc*nt .i an 
G- fi. 3i7anrc r d  I7 processor wbeoeln serial asad paraElel data words can be fed $0 P ~ E " ~ Q  'the Sate electrodes, of stage 12, th- ., 
into and derived from the computer on ?he same leads of MOSFET 1'7 of stage 12 is vnrtualh sasrr-c* ciiared win1 e 
The above and stili further objects, features and advantages the source dram path of MOSFET 16 1s rp@n-c.r-cuired 
sf paegn"tnventnon wsli become apparept hapon con- Tlaereby, the 10-volt source at termanal 19 *s ccl gker' thnoai& 
srdsration of the fo!iowlng detaeled descrspt~on of one specldc MOSEET 17 of anvelreer 12 to output tcri~sinai 14 rtx farm ?n*: 
embo$amen$ &ereok especed81y *ahen taken ln conjunction 45 regeneraglve loop The eegeneratave loaa :on*xarL e la p.-iva,i. 
with the accornpanpany draw~ngs, wheresn a posltnve voltage at terrnmnal 14 evrn  t w u g r  a -oiss:: 
F%G 1 as a cnrcsnlt siaagram o f a  preferred network for a sm- coupl~ng a posnteve voltage to termanal 1% 1s ~deLcrtpucd ?rrs-rr 
gle register stage, the regtster stage of FIG II The posnteve *cr!,agc Je-nned a 
FIG 2 as a block dsagram of a senaE regaster an accordance kermlna! 14 untd termanal 83 us connected 90 a 'v rlar Lere 11 
weth one embdlment ofthe present snventaon, 70 dscatsng ground patentaal, while sw~tchec 45 tnd 1 6  , e cjce- 
PIGS 3,4 and 5 are block dragrams ell~~trating the manner cnacurted 
by "hash several regnsters of the type illustrated by FIG. 2 may Because of the selatlvely large must e Fa.& r-apdcl" f 
be interconnected, and MOSFET's. 17 and 18, tnverter stages h !I 2nd 12 -err, il n FIR 
FBG. 6 se a block dnagram i!hiurstratsmg an embodiment of w same .&tale as they were prevnousZy dpaven cvon er aaei I 
parallel prosewor ~ccsrrdisng to she present invention. 75  arag voltage hs at term~nal $13 and bwcicheb ~ L n n  r6 &-r oj a~ 
3,58$j,$6> 
3 4 
. r 1 3t 3.. ?*: L 16" I" * i  . .-& 68r8 )tape itli~~lbdttfd 1dd.i an SPI~C aQ3, wh?ie switch %$ i u  dwsner ~ z i d  between the +.,?sspwI and 
I r?," - \ r  e ?(i I$ C Z " ~  didn r ~ r S ~ ~ u i l : ~ t  Ro eneble the voltage at anprat tennlr-a&il9 of  "ag. 5 32 and 31, sespect~tejy TL, perform 
~ N P T  r J :I! ~ E * U ~ I ~ I  S C . ~ ? J V  l i  ~ O ~ S X A Y , ~  Juuanp ihe occur- right-hand raia;stion, the output termanal or FPagC 33 ~s c *#I- 
, - c-. ,. d * i1~.%9'?$,  r ~ p e  .tb ~ r h ,  s * ? ~ ~ ~  wc kild open +srcuaI nc:cie3' svatn the I ~ ; J P J #  rrrmindl ofrbtage 31 iiii B W L . C ~  45, wkn11e 
iu t~ 8 - 4  ' "  a I! 6 m u  3cb@bp:e errrlndl $3  from ext\:rnai 3 left-bland rcstaUri>q tni b~lcctivefy eiitdblrshed BhrougSr swtsch &, 
WO~I'ZMC , i I C, c ! ~ ~ ? n e ~ t e d  b tween the anput and output seimsnals OF stages 
i s  snd%k,,, . 1 &b,cr2 the baec shift repo.itcs sla$e o f  FIG L! I u and 31, reagedravely 
YL '~np :.ir S , d on~p,etc large acak ai-ireg~ated circuat sgirft For a left s h ~ f t  >pztaiuon ~n modes B and 3, wherenn data iun, 
azgltracr d wii, cf Senjrg a c t ~ - i a ~ e d  to Bhmi dnffc en! operatevg 3-i as asolatzd from iegs+c.r stages 31-33. a bsnary x r o  aa f t s s  
r , o d ~  I -  r ldiL J I L ~  4 by a3nc biscuit diagram or  FCG Zt, to avhach 'd  20 the tripui of Ee$bz stg~nlficant ble stage 3 3  by cAoslng 3 w  ct1 
- L a  ,cP IG a , r uac 16 ra,aa!e fLe skiart regaster il3urctrat~d by # !G 2 ,  48, c<mnec:ed Lca*ecn ah@ anput ~ h f  dage  33 and gn~und B or 
\sh ;+*I p &L s-l r - b ? l b ~ s & ;  (cnn)pTamn 'ahzee Mtdges 31, 34 *tnd raghn shrift i,p*:r.\tzr>nun i~lo'de'. 2 arMi 3 ,  wherean data l ne 44 as 
sJ ~ , , - o ~ p ; n  $11 dl ,?I pslclacc the: number of $ragen, ra detowglcd Yro-n F ~ L  ,b?I~rnai  reg!bter csrcuntry, d binary zero 14 
gesr - * P  r ccgoia8c a$- 3 rn exredas 3f Uhfck*, ubu811y berng on the fed to akse ,sapuk ~f iage 51 by closing swatch 47, ioranecred 
J T L C  . 4 u 
! 5 between the tanput o f  the !eft l iagt  and ground 
3.2 o*ii - * g  1 cr 8: ,$s 3 1 -  31 crr 1 re ~eles*evely con- Control of the ~idrnous ' B U Y I L L ~ C B  ~ ia te~c~nnec tung  stages 31- 
n e c l ~ i j  rc i  I ,id , ~ r  e I&< poru~ave to b~nargr 81.a iun extert~al WrhaJ -3% w~Ph each other and external P~nes 341 and 35 IS In 
ta t ~ n z c c  - 4 nrrn 35 In acssrrannce w t h  t r w a  dntTetenr made., response $0 nrmang pulses dcrnved from aaimang aaad control 
2C) \oun-ce 51 Tsmnng 3561 culalrol s,>urcnt 59 incSwdesoscrltaac>s 52 
zi.idr P Sb i t  g data i-a eather dnreci~on froen and rnta le lheh d;.ravei. on Eeads 53 and 54 a pa!r of reiatlveiy low duty 
I-ZA 11- J4 2, sa Pi, d y c I ~  recbangdlar w,~ve.$ hdvlng the sawhe frequency  EM^ adenla- 
PC LJL u h 1 f t t  $ da .% tor0 avd front tern lnal 3 4  at  t he  ieit cal center of oc6urter.c I: ZIPI:"S Tkar. rcb:tbnganlar wd ie on lead 
in.' , .s&e* i.,ctfsoest tee ilng data nnto and/or from 54 ts dcsngaed to h ~ v e  ,J U ~ Y  sn3g;,t1) g r ~ ~  e r  ~rai :  
I + ~ I , ~  5 2 5  duty s icle of the viaue dess ,cd nst d e a ~  5'# 1?a:hU~ 2 - % 
N! I r . !LA 2 I C L L L ~  h r i - u  aaao 3 ~ :  of ~esmanal 35 at the on the former lead cr ? e r  si.P .rg v racra *:db:: 3f 'r7;i 3 
r,; L rcicastct u 3" ),u, f~wdlng data snto andlor -33 while the srgnai on led$ 95 cbn,ro\ tFh mryae~hes exfern,i 
U ,  i r  - h o   no to the rege\tea .s>g:s 
3 4 . ' ~ ; - i $ r ~ i , ~  d i  oi  stages 31--33, *vkueaeby terrirana8s The wart i ~ n  isdd $4 1s ca~rarsiei,, i~11,ui~~h ihzee, awaded ~ n -  
.*a r 'I* 35 au o ~ s ~ c l , v  c o n n e ~ t e d  30 veflers 56-58, each *den*icai 'ir the anvester. included wsthnn 
CL 1 I . L , _ ~ - ~  31--33 coraaprtsane Vbc entnre regaster can regaster stage*, 31-JJ Thereby, each of rhc o p p m r e  polarity 
< -t I Ic,eines whereby J a i ~  are sh fted left o r  ulght voltage< derrut:d da the trrplats d.ad csaatpbsts of !iav@rPert 56-58 
S-, fie ~ i t l  I 4 I C ~ D L I  u q i ~ a b ,  b~nary br~s  the highest and .owcat hark ;J prapagatlorl delay equal to the propagatton deFny of each 
c c a - i  > r  g; a "v ~ n t ~  33, respectsvc!y, are selcctavely fed to Inverter stage within register s8agc.s 31-33 l'he unpets to nn- 
,a1 sa  , :,*a ., 34 o: 45 or decoupicd fiow the aema~nder of 35 veflers 56, 57 a d  58 are respe~trsely applsed s h  the sornple- 
1 3 -  n-1 I :  i. In ~dd3tion to the ghaftnng rnstructnon or opes.+ mentdry Input s g r a i  paars to ~watche~.  16 and IS. whereby am 
e - , i g  , bt-geb 31-33 can be connected nn a feedback veflers B1 and 12 nn each register stage are decoupled ara 
11' 0 SL- ;  11 data are rotated either nn the rught o r  left response so the posztive postion of the  wavetraan on lead 54 In 
i , ">I  ie?) rotatlon, shlft regaster stages 311-33 are In- synchronas~ha s~;!? dbc6eip?nng bf h e  Inverter stages sn the re- 
t *, s .;# < ed su $hat brnary blrb propagate Prom regaster 33 to 40 glster stages 
1 <ihi"l 3 &c leg~"ter 38 and back to regasier 33 For right The short durd:aov pulses derived on lead 54 oscillator 
r t xup7$13 te cdasectnun of data flow occum between 53 are iowplta ;is timing signale to log~c  network 59 Logic 
t r - igt l : '~  33 network 59 aeeponds to the tamang pulses and a paar of ~ o r n -  
" i u  (, n ,121 u t ~ a ~ d  supra $PC establnshed by wlectl.~eEj mand bagnala, C, and C,, ~ndecatrve of the regaster mode con- 
L  st *,v cai'.eb t etwaen laneb 34 and 35 and the anput and 45 figuaatacrn in dddettor~. Pogr~ network 59 uehponds to fibe be 
"LIB 4 79 r i i ~ n d h  th' reglater #(aged 31-33 ( the input and out- nary signals, 6-e, and!catave of operating connecttons for the 
Dur t e e n +  33 ls  i s  a l w a y ~  reapectsveiy &own on left and raght reglster cosanprrsirig siidgeb 31-33 The operatang code sign& 
at. J\  iiie <. epc ) 'n a d d s t ~ o ~ ,  the mods: connections are a-e and the anode s>gn.ils C, ;and C, are combaned ~ i t h  the 
lusdcc si I ~ ~ : : E E P . ~ B Y  &'101~ndsr?g the anput d ~ t d  output of short duratmn  pulse^ OPI leati 55 for s r l e t t a ~ c  actnvdtlon 06 
3 I aoc 33 by closing P W ' I ~ C ~ C B  In partlcadar, mode 0 swltches 36-45,47 and 48 oi-~ly ,vhalc a pulse as beang denied  
.,"I 1" 9 i ' ~ L I ~ I V  f g  bb~Ut8ng 38. rotatang in the right d~sectlon as on lead 54 A pulse 1s dersved on ?ead 55 osily whllr rhe snvcr- 
c~reu7~ssa~c bq i l  lung wujbches 36 and 3'7, rrespectively con- ters in regaster htages 31-33 are &ecoupJed from eash other 
i4cCled betiweki~il i re 34 and the nnput of hegheet order stage 31 No output stgraal is derived from iogtc network 439 to control 
1sn3 betcucen *he a t p u t  of lowest order stage 33 and line 35 55 actnvatron of switch 46 becainw, an an actual preferred ern- 
l eft 'eb9ilb an65 TOirSe connecltons for made O operatton are bodarnent of the rcgustcr, there 15 ueuallg' no need to employ 
cst~ihi~erhr,d D I  isldsiiog awndchee 3% and 39, reapectabely con- nwlcch $6 as left roratc 18, to E? c e u " l a ~ ~  extent, a. redundant 
: srted bvravean "nzc 35 and the Input o f  ktage 33 and between functton of right rotate 
! " u ~  ~ u t p u t  3f P F L ~ ~ :  34 gnd lsne 34 klode 3 operatnon, wheretn Logac netw.ftrrk 99 reriponds to the C, and C, anputs to con- 
ee?ni  1oi83 34 a n J  35 are darectly corlnected together and the 60 trol the cowagietc regrbtcr rnro a belected mode rn accordance 
A ~ Z S  * + - - - 3 h - e  n~olaiied therefrom, es establi~hed by csosmg with 
siwareb d@ al~wecreJ between terminals 34 and 35. 
bcScct,ic openang and clostng of sw~tches 36-40 TABLE I 
~st.ablisht; :h A different operating modes indicated aela- Mode C? e, 
' ~ t c  eraerca! lanes 34 and 35 70 zelectively couple data 65 
bc.,snaen t 1: ;an* L,$ shift register stages 31-33 for left and 0 ... . . 0 0 1. 0 1 
nghr shaft ,as weli ,us iiotataoras regardless of the mode confipu- L. . 1 o 
rataon, t =e+?~~,,h I r~~agcs are ~nterconnected with each ollner 3. i 1 --- 
Boa ~ C T S T U ~ L ~ ~ J  opi-r~-r;~rcu~ked serues swntclnes 41-46 Swatches 
41 and 42 are resoectnweiy connected between the output and 70 
inoiru. ~ L Z  ni~aa s of swges 31 rpnd 32 and between the output From Table 8, 11 as appreciated that each mode number cor- 
art8 i r e r p t t s  err-nnals of s a g e s  32 and 33 to enable the propaga- responds ~ 8 t h  the binary equnvalent for the pancular number 
, ~ r ) n  0 6  011 1-y osts 11; the raghi hand. d~rec t ian  for e l h e r  shrftnng In mode 0,  generaily swatches connected to data lmes M and 
k-r I L ~  111067 okemuons la1 contrastv swatch 43 selectively son- 35, namely svittches 36-39, w e  seiectavely energwed, an 
1-ac hP* O I " ~ ~ Y I I  ierrn~gaal af litage 33 with she lnpant terminal of 75 mode 1, swrtches 36, 34" and 48 are selectively energmd;  Isa 
mode 2. swatches 37, 38 a, c3 r l  a i r  seiectave!y energlsed, -nd 
In mode 3,  switches 47 sad  48 ari. selectrvely en~ergtzed, whzle 
switch 40 IS always energzed 
In addition to controll~ng the -node connecttons of the 
sw~tches wh~ch selectively couple iiala between lines 34 and 
35 and the register stages betxeen them, Eogic circuat 59 
responds to the operation code slgnals a-e to control opening 
and closing of switches 41--45 andependentiy of the mode 
signals C ,  and C ,  
A complete analysis cf the LITCPIIE configuiarrons csrabirshed 
between register stages 31 -33 anu data line\ 34 end 35 is in- 
&cared by Table IH 
TABLE 11 
each other hirer each ofswltches 15 and 1 $ ~  an rcg $ A  3ta;es 
31-33 hai been open-c~rculted, the seconc* ptircc {i? Bzad y5 
1s derived to close switches 38, 43, 44 and .W asga n T i l e  "i- 
nary one signcl, stored in nnverter 12 of register -ta?,~ 33 1s t ~ i i w  
5 coupled to nnverter 11 of register 32 vaa S U ~ I ~ I P P  43 "vveirer id 1 
changes state from the zero previodsly loaded th  ,reIv to s ? c  
tn response to the signal coupled to IF Lsso~p: **vrtcB1 43  
because the inverter anput 1s lsolated frorr any -1the8 i gqsl 
source Simulianeorasly, rnverter 1 S in stags 33 , rejt?-slve Ir 
the bcnar) one srgnal on lead 35 ~ n d  ti-ereb, -el r r  rt-e 58- 
narj one state Upon compietlor~ of the secune pdl* - a) i b  ~ i ?  
$5 .-aLn cf st* itches 38, 43, 14 and 39 1s ag3rx >;c7a ,b ZL,~'?.! 
Mode 
independent 
OD code Sio i i i  l indc  dcp:*ndcnt s \ r i t c i~  switch 
In Table ll, the Instructtons, inuacateu by Ihe colun~ns LO isolate the irrvrrter stages 11 dri 4 ;i 1.1 ? L a  re  .. 
denominated as 1, k, R anQ W,, are ~nd~catrve r spe~ilvely of 30 from a r y  external source Shortly after inv  i:i L, c s h i  
instmct~ons left shlft, nght shaft add nght rotate ldoue depen- stage5 31-33 are aecoupied froran the u u t p ~ i  c.f t ~ i ,  p~eckdrng 
dent sw~tches 47, 36, 39,4Q, 37, 3s 418 and 45 (-ontrolled by reglsttr stage both rnvrrters 11 and HZ witnin ea, a s d g ~  ai.6: 
slgnals C, and C, are respec~ivel~ andrcdted by K, R,,, L,,, connec?ed in a regeneratwe lecdback loop in Iieb1,S"Se -0 tet- 
BY, R,, L,, and R,, while the inode Independent ragfat and Left mlnatlon of the second pulse on lead 54 From the preceding 
shift switches 48.42 and 43, 44 are denon~lmdred R and & In 35 descrlphson, it rs believed obvlous as to the xlanrzrs an whrch 
Table 11, the presence of a banary one ~ v r ~ l i ~ a ~ c s   particular stages 31-33 function In response to the srgnals apphea to 
switch IS closed for the duration oi d puise on iead 55, a zero switches 38,39,43 and 44 
lnd~cates an open clreunt concsurion of the rwisci-, .ii.hr1e a D The complete repertoare of right rotate, srgiil 7' ai c arm ieR 
can be zero or one, at the wall of the designer shaft instructnons for the four dnfferent modes ~ 1 ~ 1 '  sr or  csn 
To provide a more cnmpleee undersUnding as to the s~dered 
manner by which the register ofF1IG 2 functions select~tely to In the right rotate operataon, data bnt\ are Bra-sferree~ an 
perform dafferent nnstructrorls an the drfferent conn3ctron sequence faom stage 31 to stage 32 ehc , from tire brghcsit 
modes, an exmpie  will be constdercd wherean a brrosr) one order stage to the lowest order stage When a be: reaches 
srgnal, havtng a positwe voltage, IS continuously applned t 3  tcr- lowest order stage 33, at is transferred back to P ~ C  hrghcst 
mlnal34 whale the C, and 63, slgnals are both equal to rero and '' ot der stage through switch 45 In response to the register 
stages 31-33 are all cleared to zero, E e , reglstei connections bersig uct~vatcd anto anodes 0 or 2, bats are s6r:arE) ~oupied 
are in accordance w~th  mode 0 ard  the operation code sagnals, horn stage 33 through swltch 37 20 lead 33, ER conirast, brts 
abcde, are respectively 11018 As indicated by the first Bane of may be couplei fiona 7i.e iegisher to lane 34 from stage 31 via 
Table II ,  logic network 59 responds to the stated mode and switch 39 only w h ~ ~ c  h c  rqgnster is actavated aoto modes 0 or i. 
operation signals to shnft data In the left darectaon from Pane 35 5 0 
to line 34, whereby swstches 38, 43, 44 and 39 are closed ~n For shaftrng sight, data bnis are transferred 3.1 st$; ienre from 
response to each pulse on lead 55 While and for a short trme the hnghest order stage to thc Powesi oea I,. L L ~ ~ L ,  e , from 
before and after each of switches 38, 43, 44 2nd 39 is closed, stage 31 to stage 32 to stage 33  etc ,from Ie ' - *  In mode 
switches 15 and 16 in each of register stages 31-33 are open- 55 0 data brts are serially fed to the regaster fram I r ie + I  r rdgh 
circuited in response to sslgnds dewved on lead 54 swatch 36 and coupled to Plae 35 vaa sw~tch ii < i i  pal 
In response to the first pulse on lead 55, swatch 38 as closed source 15 connected to line 34, the signal ?tom an il a I 2 % ~  .;L 
to gate the posirlve voltage at lane 35 to the Input of regaster order register stage 31 is not altered because f ~ c  dr c. PO+ 
stage 33  Simultaneously, swltches 15 and 16 in reglster stage nnverter stages 11 and 12 is sufficient to e m b k  tna saoyc 8" 
33  are in an open clrcuat corld~tion, whereby rnverfer stage 11 60 signal to be malnta~ned between closures 09 the iwati Tbzc 
in register stage 33 1s loaded with a btnary one The binary one wath~n hlae stage. 
signal on termraid 35 is deccupied from the input oF Inverter For raght shift nn mode 1 ,  any signal soirs:~ ;.~nn-ctea to 
stage 1 B as the first pulse on lead 55 terrnanates, however, an- lane 34 as fed to regmster stage 31 through svuihc\~ Sb &f rinne 34 
verter 111 rernaans loaded to the blnary oxie state because of is floatnng, most sagnaficant bit stage 311 remains ac$~vated to 
the gate source capacity of MOSFET's 1"Pand 118 In response 65 the same state mt had an response to a praox signal bevng cou- 
to the termination of the posnOave voltage on lead 54, switches pled thereto. For both conditions of line 34, bwstch 3 1 es open- 
115 and 16 are closed and the b~nary one skate of inverter 11 ns circuated, whereby lnne 35 is isolated from the remasnder of 
coupled to inverter 12 wlthrn register stage 33 Tho bsnary one the regaster For right shift mode 2, aH connections of the re- 
state of inverters 11 and 12 is rnai~tatned :+ter thc trailing gister to terminal 34 are open-clrculted, whnle any data brts 
edge of the first pulse on iead 54 br,iausi, OF 1'" rcgeneratlve 70 denved from least srgn~ficant rdgister stage 33 are coupled 
circuit established between ~ e r n ~ ~ a a f s  83 snd 14 through through swltch 37 to terminal 35. Switch 4"Ts c!osed rw 
switches 1 5  and 36 response to each pulse on lead 55, whereby most s~gnlficant 
In response to the second pulse on lead 54, switches 15 and bit stage 31 as contrnuously loaded wlth binary zeros For rrgkmt 
16 In each of stages 31-33 are agaln open-clrcusted and rn- shaft, mode 3, any signals coupled to terrnrnal34 are fed to ter- 
verter stages 11 and 12 In each register stage are isolated from 75 minal 35 vla bypass swltch 40, while the rernaas~ader ef the re- 
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g P e r  4s u-..uu, s ^ olza laaaes 34 and 39 Ssmultaneouely, ba- prevaously actavated by a signal source coupled thereto, the 
~ k a y  7erd:x 1s- n~ i r luou~~y  fed to the input of stage 31 most segneficant bee stage of regaster 64 as unresponsave to 
ahrough P L ~  .Jq a ,:ernat shahs wathan the regester occur begnais from the least ssgnnficant atage of regester 66 because 
without r :ado~a ts fane 35 the latter regaster 1s an mode B operatnow 
In a J f*lu!d. rI0d98, left bhafb: ~eneaally anwolves sheltnng the 5 if the regnster configurdteon on FIG 4 reccaves the operatlow 
LO~POIP*" Yower ctrder regester stage tcs a hagheu order stage, code incBecdt~ve of a left shaft, the mobt sagnrfickaaat bet stage of 
4 I: , rh  rt[i.si Qrdm th,: output ssf a stage to the rgght, a@ ellus- regnktcr 66 i n  ca~upled to the l e ~ ~ t  bagnaficant baa ratage aaf re- 
erc icJ  mi F% 2, > & a  The left For C X B B W ~ I C ,  the content8 at the gahiter 63 Samultaneouhly. the saPn%ente of the most rasgwefi~snt 
oulpul 63f aQdgc 3.3 PUB: nhlkaed to the anput o f  atage 32 and the bat stdgc of regaster 63 src c~verflow, and can be andssated ah, 
'sutpat of stage 32 38 ahahed to the anput a,hrltage 31 " i n u ~ k  a* niecn anlr<a I he mo\t blgraaficant bit stage of' regnfitcr 63 
Jn !eft I E .  irtQ m90di: 0, data bats souplod to lane 35 arc fed 1% ncit ca>upled la) the ieaht ~lagneficdnt bat atage of regnater 66 
I -3eg I 36 11-P JR "c the Input ofregabter 9UdfgC 33 dnd arc ujta- bccauae the latter rcgantcr na an masde I, whereby the least bag- 
n'teteij cobip!cd frwn regaater 8tage 31 through bwhtch 39 to nalicant bat ntage thereol ae repedtcdjy loaded wsth binary Tero 
Jdte I s r i  34 U licarmanal 35 as decoupled from a nilgraal ~ r s u r ~ e  %lg!~d!ti 
anhi 8s 3 0 d t 1 ~ g  reprqter stage 33 remaen\ an the state to whach A further parbbnble cnrcedat configuratnon for a pluralaty of re- 
% $vat? rnrs~~oas~lgi sitnvated nn respnsc to the laat sagnal fed ga4terrs rs allustrated by FlG 5 wherean regsster 6hns energased 
t i  ere:, i : i>r \eft bb!gV mode il , the output of regsster stage 31 as to mode 0 and as connected an seraes wath the pasallel com- 
-oeapied to Jane 34 through swatch 39, whale Bane 35 as decou- banateon of regasters 68 and 69, respectavely energized to 
pied how *!-age 33 due 10 both swatches 37 and 38 beang open- 20 modes ii and 2 By virtue of the mode cowfiguaataons, the seght 
-srhunted binary zeros are contanuously loaded unto least sag- bade data termanal of regester 67 ss connected to the left sade 
atfican t ~i -egrst:s stage 33 in response to swatch 48 beang data termanal of regasters 68 and 69, wnnle the ssght side data 
e b e d  L ~ O Q  the o%cndrrence of each pulse on lead 55 For left termanals of the latter regasters are connected to the left side 
skdft, ~ 3 0 6 k  2 ct&adll sources connected to lsne 35 are coupled data termanal of regaster 67 
to the % p b R  af ir~g~bter stage 33 vaa swatch 31 whale the output 25 Wath regasteas 67-b9 an the 5tated mode condltaa~ns and as- 
oi blase .ii .s .lecsaapled from lead 34 if no sngnal source as sumang a rotate raght b)peiiataon commdnd, the least bagnufi6~nI 
cozlraect:d .."s I ?  t, 35, but the lene as; floaanng, least segnaficant bat stage of regantes 67 feed4 banary bits 5 0  the most slgwnficant 
bnt regasam s t q e  33 remains en the same state ?ap, the owe to bat stages of regasters 67 snd 68 The most sagasifisant bat st~ige 
w h ~ h  r t  wa.; ~retiou9iBy actavated In left shnA, mode 3, data 08 rega~aer 68 respond$ t o  the bagwals fed to at from regasters 67 
insses M and 39 arc connected together and are decoupled 30 and 69 as an OR caacurt The segnal an the most ssgneficant 
fionr all 01 !)Re register cgrcuatry stage <sf regsbter 68 as ~ a r ~ u l a t e d  or rotated to the rnght, bedl 
!irater~aiIj of Ihe register, the contents of stages 31-33 are output sagnals are not deraved from the regha output tsrrnlnal 
seqerentnailv fed Rom the lowest order repaster atage to the asf regnter 68 Regaster 69, however, ah unrebponsave to she 
haghest order stage As sagnals are read from the lowest order contents of the leakt sngnaficant stage of rega\ter 67, by vartuc 
stage 333, b m r y  zero8 see fed thereto en rebponw to swatch 48 35 of the former regaster besng an mode 2,  but regaster 69 contenla- 
being cPobeu an synchaonasm wrth each pulse on lead 55 oudy feeds the content\ of ets least p;agnafieant bst stage to the 
?The rc,ip*rers of FllG 2 can be nnterconnected wnth other re- most sagnaficant bat stage of regaster 67 in addatson, the baas 
gseters I~avzng the srlme configusatloss to form larger regnsters continuously deraved from the Jeaht ssgnnficant blt stage of re- 
having singes w h d h  can be selectsvely anterconnected The re- gaster 69 are contanuousBy fed back to the most sagnnficant 
gasteapss can be ..oniaected an seraes wath each other, an parallel 40 stage thereof an response to the raghr rotatnon operation 
with eackn oerje*, e r  ~n seraes parallel comblnataons to provide From the foregoang examples, st as belaeved obvaoiss as to 
vairnrsbk wr ,es orocaataons For example, at at were desared to how a plurality of regsateus of the type nllustrated by FUG 2 can 
provfida ;4 varuanle register havang 48 stages, three 16-stage re- be antcrconnected together to provede various programrnabie 
$asters ceaaial be ~nterconnected sn seraes Once tlne 48-stage funclnons as may be desared The functnons are not lamated on 
regaster ha- csraollne;hed, at as possable, for example, to an a praora bases but are completely amorphous and may be 
8agregatc tne I6-shge seglstem nnto separate parts whtch may establashed at wall In response no ogeaataon codes and mode 
r~clude 32 stage8 and 16 stages Data can be andependently connectsons 
wnritesn anto and sui of the 16- and 32-stage regasters, or d ~ f -  Consederataon wall now be gaven to the circuitry by w h  ch 
f e rm  16 sage regteters can be bypassed at wall In general, at the bastc regaster configuratnon cafF86 2 can be cwpiosied as a 
can be stared thar if N regastees of the type allustrated by FBG 50 large scale antegrated clrcglat varaable parallel prbcessor, , e , 
2 are inbeT~earna;c$ed, 4N dnWFerent carcuat combnnataons of as a computer re~pons~ve to sagndls deravcd on parailel leads 
those uegiaters are possnbie and fed to parallel arnthmetac computnng clrcuefry The oasal- 
Hxernpna.y of ~ j m e  of the dnfferent combnnataons possable ]el procebsor allustrated by FIG 6 comprrses three regaster 
u:siliaang three registers of the type allasstrated by FIG 2 are car- stages 51-73 anterconnected wsth each other ~Qee?rvely  an a 
cuate bho19n by FIG9 3-5. In FIG. 3, each of regasters 61.62 55 semalar manner to regaster stages 31-33 of FIG 2 Each of se- 
and 63 la energized 90 m&e O and the left and nght data Itnes gaster btages 71-73! as substantaai%y the .isewe dai ^he regaster 
af each rtUg~ster a e connected to ehe data lnnee of the adjacent stage sllasetrated by FIG 1 A dafferenec, mowever, enlsts 
sagsskr Data are free to carcu!ate between the vareoaas re- between regauter iatageb 71-73 cmd the stage of hLlbs I srncc 
gistclrs 51--b3 to form a complete feedback regaster having a 60 the varnabie parallel pro~esbor of FIG 6 as requ~red to derive 
total of 48 staaes Data can be shafted an the raght or left rndacatsons or the anverted state of a reglstcr iTo I : a ,  end, an 
drrectnon between regssters 61-63 and the nndavsdual re- output as derived from the gate electrode connection of ,n- 
gsauem can be actrvated, one at  a tame, to a rotate mode. vea%er 82 for each of the regaster stages 71-73 
In FIG I, the same three registem of FIG 3 are intercom- Whale the varaable parallel processor of FIG 3 as nliustrated 
nectcd, knereby regasten 64 and 66 are connected wnth each 65 as ancludlng only three stages, at IS to be bi.nderstood that an an 
ather and respcovely actavaiaed to modes 0 and 1; register 65 actual practacal system, the number of stages es ~on\~derably  
b;ias actavated anto mode 3 as nsolaaed from regasters 64 and an excess of three and as generally on the order of 3 o dy allus- 
66, Ths;ebj, regaster 65 as enresponsave to cnrculaPiion of data tratang the varaable parallel processor as havawg three stages, 
k twcen rsg;s~i.tea 641 m d  66 but caw be energazed for ~nternal redundant carcuatry assostated wath the central stages as 
ro~aibssn and shlfta m d a c a d  by Table ill supra Regasters 64 70 elamanated from the drawnng to snmplnfy the exgosntaon herein 
and 66 sse interconnected with each other so that, for exam- There are however many redundant sw~tchang components 
ple tn -erpanw to a anght rotate operataon code, she output of associated wath each of stages 71-73 To samplnfy the descasp- 
the least 8ignaficarcit stage of re@ster 64 as fed to the most sag- taon of these redlnndant cornponenu, all swatches assocsated 
oufioajinr: stage of Iragrska. 66. Simultaneously, the most ergnifi- wath aegaster stages 71, 72 and 73, are re8pectavely asaagned 
cant stage of reglater 64 remains nn the ritate to whach at was 75 reference numerals an the BOO'S, the 200% and the 300'5 All 
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switches uia a r ~  sc;cntlc-ally connected nn each of the regrster response to a predetermnned comblnatic - o; .{;I 6 i ?.r d u d <  
stage cnrcuitry have ndentical unlr and tens reference nu- 81 and 84 The anverters an the c~rcualrt ase.ce~tai + '"1 rc 
nerals En general, only the c~rcuntry for swrtches associated grster stage 92 are not switched, howcv-r ui-l c: L G ~ w ? \ J ~  
with the central stage reglster '72 are described in detanl Any operatnon 
d~fferences nn the clrcultry assocnated wath reglster stages 71 5  All arathmetic operations nn the mldd e ~ t z g e  3 r & - k - ~ e r ?  
and 73 relar~ve to reglster stage 72 are descrabed in detanl rn full adder 201, havlng nnput termrnals A, 2 b C ??a ? 
Reg~s(er stages 71-73 are mlecbvely coupled to read bl- Full adder 203 responds to the three ~ r , j a o t  s s y ?  ~ l e  c i a .? 
n a p  bats in sequence to and from left and rtght serial data lnnes denve a sum slgnal output on lead 202 a ~ d  1 i-s t") 273 out 
718 and 75, In addntnon, each of the regtster stages ns selectiively put on lead 203 Full adder 201 ~nciuc es zoi I c -ibrinai cr 
responslve to and from a b ~ n a r j  bit on each of parailel data l o  cuatry whereby the binary sum slgnal dc- pic@ . rr I,cc f 37 
ilnes 76-78 represented as the Boolean functron 
Slages 71-73 are selectively anterconnected by means of S=A B C+A BCSX B ci i ?  2 
switches 86-95, 97 md 98 in the same manner as eeglster whale the cany sagnd denved on lead 2e(3 1, war at1.i:: oC t! o 
rages 31-33 are interconnected with switches 36-45. 47 15 Boolean function. 
and 48 to perform the same operat~ons as the cnrcurt of FIG 2, A 11316: (A+-B) 
as ~ndicated by Table 18, supra For purposes of convenaence, The anpuk srgnaQs to terminals A and -6: 3E t.ii AG 1,- 22' - 
the stmnlarly connected swttches of FHGS 2 and 6 have ~dentn- denved from the true and lnverted signals .to e4 - .-g s e 
cal unit reference numerals and tens reference numerals dis- stage TQ this end, switches 204 and 261; tli. - 2 ~ e ~ r .  11118 
placed by a factor of 5. 20 connected to the output and anplat of invert-r 1.7 L rthrn i a,, 
Control of switches 86-95,97 and 98 1s In response to tlm- 72, and the obitputs of the swatches are ?CG to a ~ C N X  *or FLJ Ti: 
ing signals derived on leads 811 a( the oueput of turning and con- tlon aP the A Input tfXmInal of f ~ 1 8  adder 201 Tbs CCF.l no17 
trol nemork 82, which 1s generally slmllar to tarnlng and con- Jlsnctlon of sw1WhtS 204 and 205 IS a l s ~  fed to <lzC np 0 
rrol network 51, FIG 2. Trmlng and control network 82 vaannverter206 
denves output signals for controllang switchtng wltlaln reglster 25 The lnRue  sngnals lo and termir:clc O' - daer 
sLages 71-73 in the same mmner as 31-33 are con- are selectively responsive to the bsnary bits on -ad /ST r " ~  
trolled in response to the srgnals fed Into and deplved from one and zero signals derived r e s ~ t ~ l i  dei! rrc.1- +IT 
verters 56-58 volt source at terminal 207 and the grocirci v~ ) r t z ac  2 LC - 
En addltton to the tame controlled signals derived on leads 208 - C o u ~ l m g  of paraiies 1t13ut [e'3 77 '3 
81 and 83, eimnng and control network 82 responds to the 30 and B Input term~nals of full adder 201 is 1 .a s * ~ )  ~ n e ,  7 I L 
operarnon code bleo-e and mode control SagndS c8 and C, to 212, the former of whnch is dnrectiy sesporis~ve r r ' c  b.1 L J  :T 
sejecrlvely actnvage other switches associated with each re- lead 77 and the latter being responsive lo (Ime - ' 3 rcn je r  os 
glster stages 71-73 rndependently of rlmnng pulses The tnme the as coupied through Envertep 'I3 Fnt ' 
independent swltches associated wn& stages 71-73 respond 35 of swatches 21% and 212 have a common co--i-cci or to (1-1 E - 
to the operation code ~ I B  a-d and the mode control signals tnput of full adder 2011 as well as a conneetior to tl- e m 1 i, 
C, and C, to 1 4  dlfferenc insbuctions or commands to the full adder through anverter 214 The b~nar:i o19c 37-G 7, -C 
slgnals at  term~nals 207 and 208 are reiiacta /el) '2.p Lo ,be B be perlormed the parallel processor The instructions are 
and B jnpup termrnals of flllE adcier 207 .r ew L,tcc 213 ( fed to the computer sw~tches vla leads 84 in response to the 216, respectively 
operaelon code b ~ t s  a-d to enable the contents of the stages 40 The C and anputs of full adder 281 cn t sr leer - r c-c 1 
71-73 to be. ( 1) selectively combined wlith szgnals on parallel 
slve to she b9nary one and zero a ri- . LC c-, 
Input leads 76-78, (2 )  combined srgnals 208 via connections selectivelgj estab.lis[?23 iyl~0,;n ; 
serial kads  '74 and 7% ( 3 )  cleared to zero or set to one, (4) Junctaon at output of swntches 217 .rd 2-2 'lai + - -  1 
shifted left and right, ( 5 )  loaded nn response to the parallel termlna] of the full adder benng fea -y rr'- < *r i" cC 3 
data buts on leads 76-78. or ( 4 )  rendered into a nonoperatlng 45 verter 219 ~h~ c and tcrmlna]., dLtc- 2: - i X  
condntion Exemplary of how signals stored In suges 71-73 also responslve to a carry signal derived frc- faif adde 3s71 
may be combxned wlth the parallel data bats on leads "1-48 ,soc,aeed wrth stage 73, as cci q k  . 1- 
are the logic operations of AND, OR and EXCLUSIVE OR, 221 
and bnnary addit~on and subtracrlon In enther the one's or Each of the just prevnously descrgbed sii icrTe- ,icrr . 
two's complement rnode Subtraction may be effected so that 204, 205, 211, 212, 215-2153, and 221 Cr-h*F 
the contents of registers 71-73 are eather the munuend or response to logncdl combanatn~ns of the C-/ c - - \ 
subtrahend The operatton code bit e 1s denved at will for any sngnals fed into ttming and control net\vc " 4  %2 c *  o r -  11% 3 
comb~nat~on of operation codes a-d Thereby, the contents output leads 84 Thereby, the seiecrave actr at -P c" . L C ?  
of register stages 71-73 are read out to parallel data lnnes "1- 55 these swrtches 1s lncfependent of any Fen ng )ui i  3 %  1 6  A -  
-78 whenever the o p e r a ~ o n  code e occurs timang and control unnt 82 and depends sole 4 urv Ir .: oa i  -LC 
Consideration is now given to the cnrcuatry assocrated with operation to be performed by the vanable c3r-iie li;cc~F-o 
the middle register stage 72, FIG 6 Each of the swatches to be The exact reiatlonshnp between operatior L - t s  -- 
described in conjunct~on ~ 8 t h  register stage 72 IS operated In and these switches IS descrnbed by mean' oCTi'o I 
T A B L E  I11 
. .. 
S~vitchrs indencndent of time ,.. :  IS^ C;~ , ,>~I !<  .it Op code L 
- .- - 
- - (3, 1) (3, 1) (0.2) (0, 1: 
I a 1, e d c ?; N X X 6 131 LC? B2 Z Out Q 9 Car  1 1  
.............. N O P  .. 0 
XOR ................. 0 
............... CNTD 0 
............... C N T U  0 
................... SJI 0 
............... ShlZ ... 0 
................... AD 0  
................. S U B  0  
................ SET .. 1 
................... O R  1 
.............. CI,ESR 1 
................. AND 1 
................. I N  ... 1 
..................... L 1 
.................... R 1 
.................... R , 1 
O C T  ................. D 
0  0  0  0  0  0  0  0  0  0  0 0 
0 0 0 0 0 0 0 0 0 0 0 0  
any of above 1 0 0 0  
LEGEND 
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Fo provde z campl, ,~ lsrldf rstmdlng of Table 118, the follow- lead 74 Since operaiaon code e controls no other swltch than 
ang 1cgend as p~avided  readout swatch 222 and corresporading switches 122 and 322 
in the carcaditry associated with registers 71-73. it ss seen that 
data are read out from stages 71-73 at will, ~ndependently of 
5 any other aperatlore beang performed The system 1s generally 
operated, however, so that switch 222 IS never closed wh~le 
any of swatches 211, 212 and readan swrtch (IN) Bl are 
I.= cws8rdctaors, closed to obviate couplaalg of data read from stage 72 back to 
0 =switch open the circuitry associated wlth that stage 10 
i -= swi-ch closed Cansldera&ncn wliH now be given ~o swntcnes rn &he crrcuntry 
D = %WILL: ei'her cpened na closed, associated wjth registers 71 and 73 whnch are respernszve ti? 
NOP = processor not rn operalaon, both inodc control sagnals C, and C, and opeiatnon code 
YOR = EXCLBISIVF OR, sagnaRs tr-d There are no scw~tches in tne crzcuitsy associated 
&NTD .= lodntdoir> e , for each pining derjved an 15 with wsddle regaster srage 72 respo-lbrve to the n~ode control 
tnrnamg <wid conlr01 unit 82 a one 5s subtracted fron the signals 
contents IPL the rtpcster corngrlalng stages 71-73, In ~racdes n and 3, 9 and d;P bsv t -hes 331 alad 3%'- -;+:Bet ?i+cly 
CNTU ==count up, i e , a one IS added to the contents of the cosnect the 0' aind ngput terminals of full adder 301 to rtne 
TegtSttX f0rrnt.d by stages 71-73 rn response to each tYm- binary zero and one ] e \ ~ [ s  at terminals 908 and ,&IT 1esne.c 
lng pulse, 2o tnvely For modes 9 and 2, swatchee 331 and 332 arc alwtiyb 
= sebtract LIe contents of the begsster cornprnsing stages cpen-csrcdrted in modes 65 and 7 ,  the c and $ ! n p u ~  of fill 
71--73 fromi rise word on data lnnes 76-78, adder 301 are seltctsvely ~esponsive to the sernailiiy derived ~ I L S  
ShliZ = ~ o n I p k 3 e n t  he contents of the register Comprising whlcY. may bz re,! to rehmlnaj 75 as coupled clrr<-,ugh CAR 
stages 71-73 and add the binary sagnal on right data Ism.: s,~ntc% 333, a'\uajs o&ren-clrcbaped for modes 1 sad 3 selcc- 
75 to the regester copnbentr, 2 5  %we coupl~ng of the carry output of full adder BdB1 on icsa $03 
AD = add tbe contr-!. ' the  .e,45~h r compnmg s*aa@% 39- to \hr leit se,,al azpirnnnal 74 is accomplished by selecllvejy 
-73 wnlh the blry j  v J i I u t s J t O  Ec 3 \w J. ' i ,  .r.E-i the syitcn- actigated to modes 0 and 
S b B  = jsibtracr t n ~  bancry woru on par i i k i  data lanep 76- i 1, ,c,ponse to , j0tcim k,eing :Elr:lgi7:d 13 modes 2 c r  3, 
-78 from) t % ~  c~irrente of tae regrsner comprtslng .,tapes 30 howeter, SI iyE~Cn 1-34 .cernd.n., alw Ivs deacllr,, ,. 1 ou p e l  ;,r 
71-73, cuired 
SET ==set the contents of each stage u i  e\ regaster compcrs- 
t ach  of the foregoing awntches as activated andependently of 
ang stages 71-73 to oTae, 
tame rn nesponse to the s~gnajs dernved from tlrning and control OR = cornbane ~ n c  srnary bars on each of leads 76-78 with 
unlt 882 on leads 84 To control proper operation of regaster the sagnal snored in each of reglster stages 71-73 in ac- 
~ordiincc wsth the OR Iog~c functron, 35 stages 71-73 in concert wath swatch~ng of data therean as con- 
CLEAR = dear  each of regaster s r l p  ; ---73 to a zero ba- trolled by the tnrnnng sngnals der~ved on lead 83, the circurtry 
nary level assocrated wnth each of stages 78-73 ~ncludes additlonai 
AhD = .ombl?e the ban try  bits on each of ieddc 76-78 swrnches controlled by tlmung signais derived on leads 81 The 
with thd banarb word stortd in reglster stages "i'-"1 ln tsrnang s~gnals derived on leads 81 of tlming and control unlt 
accordance wit5 ne logical AND functaon, 40 82 control actnvation of swatches 86-95, 97 and 98 at a tlme 
LOAD = Load t?c osaary bnts on leads 76-48 anto iegs,ter when thz Inverters an stages 71-73 are decoupled from each 
btages 711 -73, respecin eSy, other sn a manner snan~lar to control of the FIG 1 ctrcuitry In 
E =  shah thc cor tents of rcgrster stages "B -7.3 to the Lrtt Response to the sagrrals on leads 83 Slmllarly, the swltches 
R=sR~fr  trre Loi:t@nks of register stages 41-43 to the right, ,,+ nboeir PO be desssibed are activated to the closed state only 
R, = rotdie of register stages lyl?"? lnvesle~s d l  and 92 ln regaster stages 71-73 are decou- 
rsght and provide feedback from the output of stage 73 to 
the mput BPI stage 71, Th;: swntches corzrroEled by the tnrne dependent pulses on 
OUT = feed the iontents of register stages 41-73 to paral- Pead 81 are Plz! sci~ztch 241, SUM switch 242 and A swtch 243. 
lei data isnes 76-78, respectively, 50 Swatch 241 ns selectabeb closed between the Input termnnal of 
N = S W I ~ C ~ ~ S  104,204 and 304, stage 92 and the orrcart Lne applied to lead 77 whenever ~t is 
W = swsaches 105,205 and 305, desired to load stage 7 2  with a slgnal The sum and carry 
X=swatcheo i l l l  281and3111, srgnals sespectnvely dernved on Beads 202 ~ i l d  2@3 are selec- 
-=sw,tche~ 11 L, 21 2 and 312, trvely fed through swatches 242 and 243 to { i t r  - n ~  E I  terminal 
k=swrtches 116,216 and 316, 55 of regaster 42 durnng the countmg, arithmetic anti, io: c opera- 
8, = swltchee 1119,215 and 315, Elons 
LG = swntshes 118,218 and 311, It as noted that the curcurtry assocrated wtli reg~ster s h ~ e  711 
B,= swsrches SIX 2217 and 314, does not ~nclude a SUM swatch, instead, ~t ~ncludes SIGN and 
Z-sw~tch-s 121 and 221,and -- SIGN swrtches 144 and 145 respectively responsave to the taut, 
) = made\ switi- is closed, rn all other modes s~vitch 1s 60 and complementary sum signals derived from full auder 101 
oven on lead 102, the complementary signal rs fed m swutcfv 145 
through inverter 146 Swlrches 144 and 145 are actuated to 
~ndacate the presence of an overflow from the highest order 
stage 7 1  in cestann mode configurations. In synchronasm with 
Addrtno~al switches *re indscated nn Table 111 by the legends 65  the operation of switches 144 and 145 nip-flop 147 is 
Out Q ,  car, A, and IN As h e  descn~t lon proceeds actuated whenever SBGI?I swatch 145 1s energrzed 
2nd i k s r  swlrche% are described, *he) will he referred to by 
x t h  reference w~merals and letters ln~araiiy The letters rc The sagin or polarnty of words In the present computer 1s ex- 
e i h l ~ h  the) arc referred wiil correspona 1% t:h the assignments pressed In Ihe manner the sign'd- 
gvow an Table 111 70 cant brt an a word, as stored an regisrer 71 or on lead 76, has bi- 
nary one and zero values respectively for negative and pos~tive 
To read rhe conLents of stages 71-73 at waPl to parallel lines numbers. Hence, posative and negative numbers stored in the 
76-48, regarcites of any other anstruciion fed to the parallel regaster comprlslng stages 71-73 result respectively in stage 
processor, O,, swa*ch 222, closed in response to the operation 71 being acrrvaeed to the zero and one states, positwe and 
code e is cor rcci'd between the output of stage 72 and Input 75 negatave numbers coupled to parallel ~npu t  leads 76-78 are 
3,588,483 
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rnd~cated by the p,e*tnL1 respzctrbeij o f  bznary zeros and network 82  during the instant the invrrrer.: o c ' ~ ~ g r s  71-73 
ones on data line 76 are decoupled from each other 
Actnvalron of sra~tches 194 and 145 is ~n response to the a- in response to swatches 204 ZB f and 218 9 e 1 ~ g  activated 2c 
-d b ~ t s  of the operation code, ihe  polarity of the aord  applied the closed state, the blts derived from s u g e  92 a r d  fed to ieac' 
b l  the regtster cornprtsing stage, 78-73 to adder 101 4,. the 5 77  are respectivefy applied to the A A a r d  El B  put i e v  
poiarlr) of the word applied b) data lines 76-78 to adder mlnals of full adder 201, while the C terl.a~.-~i of tine rulE odder 
BOI, S,, the mode of register siageg "S -73, as ~ndicaied by C, is grounded to terrnlnal 208 In conseoiacnce "uii adder 201 
for modes 2 or  3,  or c, tmodes "or 2 These signals are logr- derrves on sum lead 202 a s~gnal  rndncatrve of the EXCLU-  
cally comblned In logic nethbosk 148 wtth the \urn output Sl\ E OR function of the .;~gndls deraved fronr qt8ge 7 2  and the 
slgnal of full adder 101 on lead 102 and a timing pulse, P, oc- input bat on lead 77 Pn re\ponsc to a tarnrrg w i s e  T-L rn C m i  ,p 
currtng In tlme cotncldence xith the timing pirlse derr\ed on and control unit 82, sivitzh 242 is c l x e a  to i r e 0  Z'le FX;I 'J 
leads 81 In partlcuiar. iogai nelrbork 148 re5ponds to the In- SlVE OR sigii,al o~ lead 282 to the lnpii~ nf -eg .: er i tage 72 
puts thereof to drive swntch 144 to she closed seatt when the whzie the anvelaers oT the register stagr are deci r,g-!ed f-om 
foilowmg expression has a b s n a ~  one value each other, whereby the first inverter stage r il i tqc regssa,) 
stage 72  IS loaded wnth the resultant of the Ic~gic c prztnon 
SIGN4+S,S2+S/S,aS,)C,~ C,ad( b+&d)-K,(abcubd) ]P T o  set register stage 72 to the banary one s aqe SET -p-ra 
( 1 )  eion code brrs o b, L, d rcspectaveliy habc ~3 ues or rt 0 0 
L~~~~ network 148 also drsves switch 145 to the closed slate whxch results In switches 215 and 217 bc rng c .. TLC ~ i i ~ e p e  
while settrng overflow flip-flop 147 in accordance wsth 20 dently of timing pulseB wiwle swrtch 24.5 IS c ?sf i r irp i - i i c .  
to tsrnang pulses generated by trming and c~ iiir ) \ ciwciric, 82 
SBGN=(S$OS,S,+S$,aS,)ob,P ( 2  ), In addition, swatch 204 can be set to b~ i itbe* of>.-? c b  e!<)\e? 
dependang upon the desugner of the proce%o- I- - slonsc to 
and resets nnp-flop 147 In response to 
switches 215 and 217 b a n g  closed, bindr) n res  :. a * w " ~ ~ ~  to 
~sg,s,+s~,s,~c,P ( 3 )  25 the B and 6: ailputs of full adder 201 ancr en:: ci i z t ,  I ~ T ~ I  denved on lead 203 has a btnary one valbe segarcic,.; 9s' chc 
Control of swatch 140 "F ~ c c o r d h n c e  bvetk Equa ron ( 1 )  ena- \s lue o f t h e  srgnai coupled to  the W and terrl~luiai, 01 th,: haall 
bles the swntch to gois . 2 5 ,  . 4 oi '~.3<! 1 k ck) L X -  -yti, c t d T ~ L  ofnary one .:gqdi on lead 203. rs Lou.il-a *hri>ugh 
stage 71 for three d ~ f f ~ i ~ i ~ t  ~ ~ C U L ~ L ~ J I ? '  "7 I f j ~ r  i d e  2 or 3 ~ w r t c h  243 to bi e 111pdt of regrstei sf'igr i,P, - ~ o l i e  r E - ,  
configuration, any of ihc operdtiona nnvoli~ng arethrnetrc 3~ deriwatron ot a urnlng signa! "n llmrng arnu LOTI  t d  n 32 
operations of the words on paralle' d a ~ a  leads 76--78 nnd the To combanc the signal on terminal 7"1vith em. 2 of L C  
contents of register stages 71-53 (SM, SMZ, A D  atnd SUB), Elsees stage 7 2  In accordance with the Pngscal OK fumccror 
2 for mode 0 or  1 configuration d i v  o f t h e  ope~~tirlons involv- OR, operating code bars a ,  b, c, drespectivi ly L-vi, * dises or 1 
Ing combining data on the serial a ~ a l o r  pardlei uatd lines 75- 0.0, 1 In response to the operating code i~dica*sde of the OR 
-78 wrth the contents of regrster Ftages 71-73 (XOR, 35 instruction, sw~tches 204, 211 and 217 ule  ? c ~ o ~ ? e d ,  whlfe 
CNTD, CNTU, SM, SMZ, A D  and SUB),  and 3 for mode 2 or  swrtch 243 IS closed in response to a tnrning pciise from taming 
3 conflgurabon, the couaseang and %7 "'.USIVE OR opera- and control unnt 82 In response to swrtch 217 benq closed, a 
tions (CNTD, CNTU and XOR) B he- first situation IS 1n- binary one signal is fed to the C inpimttcrninai of fuil ' idd~i 
d ~ c a t e d  by the expressloir IS$,S~IS$,S,)CB~, whrle the 201, whereby the signal derrved by the full sdtier i n carry lead 
second and thud result from Cg(&c+rE) asad &",(~&%%), 40 203 IS rnd~catlve of the OR logic function ol thc bits j n  lead 13 
respect~vely It 1s noted enat if ( ) has a brnary and stored in regrster stage 72 The OR function sagnai des'bee 
value of one no overflow 1s propagated on lead 203 IS coupled through switch 243 to the ~npidt of stage 
A d~s t~nc t lon  between the circuatry assocaated wznh stage 73 72 tn response to  a tsrnlng pulbe from tlrnenk snd  controt annt 
relat~ve t o  the crrcultry associated ~ a t h  stage 72 1s that a ~ j  fhe  82 whlie the inverters of reglstel stage 72 are dec,>upied Rom 
former no  carry swrich, such as sw~tch 221, is provided Thc 45 each other 
carry sw~tch  IS not requ~red  in the lowest order of the register Clcarrng regrster stage 92 to a zero siatc CLEAR, rs Der -  
because there 1s no carry to  propagate thereto, In effect, how- formed rn response to the operation code abcci=1010 The 
ever, mode conaotled sw~tches 331, 332 and 333 functron 1010 openatlon code aciuates swstches 236 a?d 218 to the 
s~milarly to carry switch 221 to feed b~nary  zero and one closed state and enables wi tch  243  to be rloied nn response to 
signals to the C Input termunal of adder 381 50 a ttrnlng pulse T h i  c1e.x ~nqtrlaction can be utailzed to open or  
Attent~on IS now given to the manner by w h ~ c h  the corn- close switch 204 at  the desire of the proicss LeGigner Er 
puter of FIG 6 p e r f o m s  each of the operatrons andicated by response to switches 216 and 218 being closed, u i n ~ i v  l e ro  
Table 111, except for the left shift, rsght shnft and rnght rotate an- signals are fed to  the B and C nnput term~nalc 01 fill! atldeo 201, 
structrons, &, R and R,, which are performed sn the same 5 5  whereby the srgnal derrved on carry lead 203 - ary zero 
manner as descnbecl supra wnth regard l o  the e rnbdiment  of regardiess of the signal level fed to termnnal i?, her&:, a 3  
FIG 2 and Table I1 Instral consnderatlow 1s gwen to  the e ~ g h t  response to swntch 243 benng closed by a inwan2 ->i~Ese r o1raa.y 
rnstrucoons whlch a re  performed rra the same manner re- zero is coupled to the Input of register stage 12 
gardless of operatrng mode signals C, and C, Thereafter, the The logical AND function, AND, combining :he bit on ,en4 
more complicated instructions relatrng to operataons that are 60 77 with the contents of stage 72, is prrfornird rn *e-ponse ta 
controlled and changed by the mode signals are described the operatnng code blts a ,  b ,  c, d having v a l ~ e s  espec tr\eEy of 
The descrlpe~on IS gllren at all ttmes sn conjunct~on with Table 1,0, 1, 1 The abcd=10E 1 operatlng code close$ *cvvtc,l,es 204, 
III ,  supra 211 and 218 and enables sw~tch 243 to be closed 1-1 response 
For the nonoperatlng mode, PJOP, the operating code bats a- Lo a tnming pulse from tlming and control unrt 82 In response 
-dare all set to a value of zero The abcd operating code bits 65 to switches 204 and 21  1 benng closed, the sngnals derilieo from 
0000 are cornbrned in tlmnng and control logic unit 82 to  open reglsleh 72 and on Bead 77 are respectively apphed I o the A 
ctrcunt each of the sweches in the system, wrth the possnbie ex- and B ~nyputs of full adder 201 Closure ofswsach 218 results ~r?i 
ceptlon of swatch 204 The status of swrich 104 1s ~rrelevant the appllcatton of a blnary zero s~gnal  to  the C input termrnal 
because any response derrved from TraPl addel 201 on lead 202 of full adder 202, whereby the s~gnal  der~ved  on carny output 
cannot be propagated through switch 242 For the EXCLU- 70 lead 203 of the full adder is indicative of the AND iogrc func 
SlVE OR functxon, XOR, the U $ J ~ T P T ~ ~ ~  L( 0- b~Cs a, b, c and d tron combining the contents of register stage 72 wath the br- 
respectively have the values of O,O,O, 1 ,  LC c.ose switches 204, nary bit appined to lead 77 The AND functron outpdt on lead 
21 11 and 238 while each of the vmcr time independent 203 ns gated to the Input of regtster 72 through swibcn 243 rn 
sw~tches are open-circuited Time dependent switch 242 is response to  a inrnlng pulse benng derived tn taming and control 




'* ,8 r ,  '5 :,,n '73 w e  -sapsc&ivcIy ioaded with 118, iosdicaskng s 
pegafiiv.: ~s i imb~r  I P I : O ? ~  i ~ ivnl~~csiaf tirir? in two's ccmplcmeczt 
birizry i..ithmeiit: 
In rrtt~dc 0 siniitchcaj 134 and 333 sac bnsth closed, c:vhlcc 
s*piiu;h it.$ i g  ckos:d En ~ ~ P P B P K ~ B C  tf:air cwh aiming g>ul%e, +whereby 5 
<Ear rsgibtcr circciitrj iul snakrpld ulb'r; !cR and rich* wsia; I t n e ~  
'$4 asd 25 an? poisrity indleatiL,ns are subject L,o change. !n, 
zcidi9iar1, w~ijlch 331 closed enable t b ~  binary bib 08% righi 
ecriaf lit:; 95 to be coupled 90 tipe C in;rua of; fuii  adder 36:. 
Coupling the right serial ?iaae 75  to the C tcrn?,ina! cjf ad3ar 301 
enable8 the ::regiater to subtract the contcnt~ of stages 71-73 
by one, white adding thc binary signal on she sight serial I i x .  
Tbs operation i~ evident if i r  i t  ronsidess:d that the 0ccwreni.e performed by 
of a hinmary zero o.u chi? right serial Line has ?he same eiTecr as 
closing sv&[itch 3XT,  viz , kediap a zero  to terminal C of adder 
*%@I. The prasencc a: a binary :Ice on sight serial iicee 75  Ra?r 
the eCfeca of nidir,p onc to rhc iirhereni subtraction operaaicn 
occtr.sring during tire crrunt down instruction. 
With :ac retyiaacr8 Lla%ercoii;nect~d wirh ertrlraa! ILn.:a 58 and 
75 during the count down ~nlaerucaion, mode 2, the wamc con- 
wectionn to ELI&! adder 3011 aubaist as existed d ~ ~ i n g  mode i'l 
csparrat/nx. The cnGy difference between rhc mode O and mcide. 
2 eo~necrio:~s is that svvitch EM, coanecned between the carry 
o~;tput of full ;iJde~p iitjl and Befi serial Pine 74, open-ctr- 
cuited. I'h::zeSy, .:b,:, carry sig~nals from full udder W Q I  arc cou- 
pled to the RcR serial fine and rimir;ch 14.4 is closed no enable 
the +poiarlS~> iiidicaeing sEgia:3l to he stored in stage 71.  
@onsi~le~.;tion twii i  new he given ti\ t he  manner by which ?ha 
regism i:c:np:isiing srcages "a-'73 has the count stored therein; 
advancec3b;l or:e in respnrrse to each timing pulse derived in  
timing an? eci.;ztr:sr ussit 82, the caui~t  up instruction, d3NTU 
indicated by the operation code bits akWOl 1. Brr. response 
to the o[~eratlon code for the count up instruction, switches 
204, 216 and 221 are closed independeoktEy of time and ae- 
gardiiess of !he mode configurarior). SeI~"cti~~cYy closed are 
mode switch$$ 134, 532 and 333, while owitch 331 is alsvays 
open chrcuiled. 111 rerponsr: to each timing pulse, witches 144, 
212 and 3". 2we cloaed to gate the sum signal outputs of full 
adder8 3.01, 201 a?d 308 resyectivei~i to the inputs of register 
sages 7 l , ? 2  and 73. mode, while switch 341 is always in 
In rriocit:: 3 tba count asp operation is independent of any ex- Closing the time and mode Andcpe 
ternai data sources and no data frna~r within register stages 78- 
-73 sra coupicd en either cpf si:ni,al Pknt:a 74 or 75. Theee con- 
nccrionn are es"t2hEished by open cirsulikng switches 134 and 
333, whlt:i: av~vitcl.; 332 is closed to gate 5. bidlaby one Icval to the 
$7 Ene;u.dt of full acidas 30l. The B input of full adder 301, as well 
a8 the B iwputa of fuIi adders 201 and 181, arc ra~sponaive to 
grouind voltages indicatavo of a binary zero level, as coupled 
tilirou&R cLocted switches 316, 216 and 116. The A input ter- 
minal of CPCR of ~L'EELI adders 101. 301 and 301 is responsive to 
btaa outpsl ;sf regieter stages '71, 7% and 73,  respectively. Qn 
rc8panse to each timing pulse derived in tihing and conersl 
network 82, sw,itchss 144, 242 and 342 are clowd enabling 
ebe sans signals o n  leads 802, 2@2 and 302 to be respectiareJy 55 
stored in stages 71, 79 and 73 80 eQTcc! a binary addition of 
one. The carry signals propagated from ful& adders 301 and 
2@1 to the C inpm of full adders 201 and 1101, respectively, 
enab?e the count up operation to proceed in B conventionaB bi- 
nary ciountbg inanner. Becaux the input IeveBs 10 each of the 60 
B Laminais of adders 101,201 and 309 are ofoppoaite polari- 
ty  from the B inpub to the adders for th.: count down instruc- 
tiors, it should be evident that the count up operation functions 
in r #i;miEar, but opposite, manner from the count down opera- 
tion. 
The register Iksnctiasen in mode I for the count up operation 
in a nlanner similar to the count u p  opcratiun in m0Ae 3. '1'he 
only dif lcr8~66 b~;i%~ab:i? the UWU mode8 88 that in snode! I 
&witch 134 is cBoseJ, w81ereby the carry output  of'fusalb adder 
101 on !cad 103 ic; cotspied to left tierial date iisse 74. Thereby, 
the: register atate is advatneed ira response 'to each timing puke nary one 
froin tianing and control unit 82 regardless of oiignals on righe 
seriai data line m,, while feeding carry pulses fa left ~erii91 data 
line 74 and the s ~ a ~ c  of polarity indicating siagc "I Is subject 
to variation. 
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activated to t h e  c!ow,d jtatc p*?rioJica?ly in response to the 
and EOi are icsponsive tin the  cazry ouipr,::. on leads 303 and 
311 the one level being coupled to the C input of full adder 301, 
derive a zero on sum lead 102 and a one on carry lead 103. 
In response to a timing pulse bcirrg dzrived by aiming and 
Thc Skl iisabauction operations perforn~cd for modes I and 3 
time ixa response to the r operation supra for the two mrpdepl with fegihpd to the Sb4Z instruction. 
one aince a vague of a=l closes 78 'The subtraction operation, $M$ for modes 0 and 2 ioavolvee 
$0 feed the register sfage contents one's complementing tihe contents of the register comprising 
stages 71-73 and adding the complement to the binary Revel 
given to the three operations on righe serial data line 75 and to the binary word a n  parallel 
tcr stager '7i-73 are comblnaed data. lines 76-98. To this end, switch 333 is closed to connect 
%a lines 76-78. These operations 75 the right serial data line 35 to the C input of full adder 3BB. 
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The internal connectnons wrihtn L, regaster remaan tlae wtne one output EPPI each oB qum leads 102, 202 daid 302 i icade-l 
as andacated supra wsth regard 10 F i r k  dcs 1 anw 3 The psc*lcnie lnio stages "9, 72 and 93, and the negative bindr) *, lu, c*f 
of a brnary one on right besral data lane 75 caubes the ri;gb%lcr one, on two complemen1 code, is stosed an t"c regist~r  
l o  function m exact$y the wsme manner as i n d l t e l ~ d  #hault rai i c r i  A further exainpPe anvc~lves SM anode crperdlesrn wn,i:nn 
modea 1 and 3 sanee, in both anhtancee, P~undry r~ncs  rL Tcd trr 5 -  3 3q natored an plr~ges 71-73 rn  he two'$ cairgra:mcr I ,r,cre d'l 
the C anput of full adder 308 Henccs, thr, pVceacnii~a. o d btclidry 101 and cb sr*bkrd~Scb iirtiiri 4 2 ,  dppjeeJ tau ilrcdi 76 -3 1% O i ( i ,  
one on rnght ~erlinl lane 45  c8asblcii ibuhaaactscv ( i f  rhc icrnteauncb 8 e , the ~fpcrdlaa-PI r ~ f  "r- ( 3) i-& 1 0  i9erft/9IT7:ff 1 he tn-rffbt 
of regiskrcomprss ing~~8d~o~ "91 -7.3 from t m  WOPIY tin pii~rahl~1 ~ S P B L B  output niagnalfi 01 she half addera undrc tr-rcz~ c a ~  adatsms 
d a u  lonee 76-78 in reqpoai:ur B.LI ,I hsrlnry tcro o w  A6gh6 serial drc f o r  full adder 3QB, AQbf -4108 runs = I  ,uire,~ -41 bcir f i r 1 )  
line 95,  however, the word in eh6- regaster stsmprstqatap ~ t a g c ~  l o  adder $61, ABC-T 10, .ium 4, barf) * i - I ,  i >: tdEI xdd*cr la?' 
9l-73 IS one's complemcnrrd and then added ws8h the .i,oord ABC-WI!, Rum - 8 ,  <.as-y 4) ~ $ , S ~ - r g ~ $ , k . ~  c cjun*I(* u n i t )  v i  
on parallel data lines76-78 ehae bwitch 145 ~b ~3ioxd  to coupie the 'nve-tea \urn istgncal to 
T o  consader the operatson of the regiqtei more fca!Py with a ihe input of regzqtei "8 and the \el anpui <I' ~"sp L TC 147 8s 
binary zero on nght seraal ellab lane and the reglstes actavated cnergiled on rchpa)nw to a El$nl$ig pulse Il h s  tt-alog raise ei 
to  mode 0, again assume that htages 71, 72 and 73 have OlO l 5  currence thereby Eoadbstageb 78-73 wsth the b~na-5 bs * ( )O f ,  
respectively loaded therean and that pnrablel data lines 76-78 $hi: tour** complement of 7-(--3p5 The act uslr r r i  . , ser'bq 3; 
are fed with 01 1, respectively 7 h e  bnnary zero sngnal stored an d > F  ovecflow flnp-flop 147 indicates Pirat au.1 pnsrtrae T U  1 b ~ r  
stage 73 as coupled as a blnary one to the A input of full adder %tored ::iw the regaster comprastng srages 71-73 n u u e  he ao~ l *  d 
31, the B and C anputs of which are respectnvely at the one to fodr to puovade an accurate indacatnon ol tb;. opcrd",oi 
and zero level8 tn response to the s,gnmls on leads 738 and '75 Ctrncsuerati3n 4111 now bc given tcr tEae n s n x -  Pi i !I ~h ti * 
The output of full adder 301 is thereby a b~ndr;! 7 e i ~  nn "r4ii1 var,diai~ PAL B /  C I  proce4rbor add\ ~ l ~ o r d s  bterreo S ~ I  t I (  FPV,ST 
lead 3Q2 and a binary one on carrv lead 303 h"h~ B I O ~ R Z ~  .mc I O I P I ~ P L ' ~ . ~ ~ ~  cuage  78 -73 wath words OW pl~r~Ekel OAL$ l i re\ It- 
level on carry lead 3@4 1 %  ,led 1 pi- D rr n ~ i '  " i l  j,i1r? - 78, thr 411 irr\lrr*~tron cnerya~ed by the opes, ruc~n t ..or i~, .  v
281, where lt IS c o r n o r n r ~  r a i g  i ri a,~apl~scr,.- a , .fi d .  " 6 -  d :I" c W I  110 In  re4pcrnoc to tib* dtidltt >- IRSV-MC 
- 
stage 72, a brnary zero lewd, ds~d ihu: b . v ~  \ ope anp 1 t i t i  at id i t  i n ,  ktlc a c ~ 6 , e ,  d i l r b  . rndcpendci~i 3 t Is< i ,tbt ( 6  6 I 
77. Adder 201 responds to the A B C 4 R  B anpeatb li8:ereob to ,wstche\ !@4,209 aiPd 304 PO f6.cil tiit. brut. \ c % 
denve on  leads 202 and 263 banarv scio anQ csnr %rvr;-14, gester stages "11 72 <find 73 kc> th t  A sapur 4e nqraai, t 1 1, i s~ 
respectively The banary one fievcb on lead 20% as counl-d # t i  dess 101, 201 ant! SO%, switches 111, 2.11 dnkb 39: 1 i-ed *lye 
the C Input of full adder 10"s the W ahid B anputs isof orb~ch arc 30 UrMC bits on $&RP irne6 76, 7'7 and 78 to the B s~uwsc. ~ e r r ~ t ~ n a i s  
binary one and zero levels dernved from the compleneent oi re- of full adders $01, 201 and 301, sespeetlvrlb, and saseches. 
glster stage 71 and the true value of data 2sne 76, respecttveiy 121 and 221 to feed the carry outputs of hi:: adder\ 381 2nd 
Adder 181 responds to the Inputs ther-4 to desave on leads 201 to she C inputs offull adders 101 and PO11 respectively I*I 
102 and 103 $unary zero and one Fcq t In response to the sdditaon, switches 338, 333 and 134 are sel~ctnveiy cicsed de- 
derivation of a timing pulse swu+ches 144, 242 and 342 are 35 pending upon the mode condataons establash-ae$ whrlr *wiltcit 
closed whereby register stages 1 1  -73 are a0 ioiarded with ba- $32 always remans  open c~rculted The sum srgr alc d : ieioped 
nary zeros, the resulk of complementing the binary nrr.nber on output lead? 102 and 302 of fuII asders 1C1, ,201 and 301 
01 0 and addang the cornpi;: men8 to 0 4 1 are pereodicalBy gated through switches 242 ana 342 to the hn- 
In mode 0, the zero carry sagnab on Bead 103, ondacalew of puts o f  registel \Pages 72  and 73 in raspnlie IL the dcravataon 
lack or  presence of oveflow, 1s c n ~ ~ p l e d  hrouph s w s t ~ h  134 to n f a  rinanng puke by trmnn~ and G O R L P ~ C I  u n ~ t  82, iuhi e swatches 
left seraal data lane 74 In mode 2 ,  however, swktch 1.34 is c ?en P44 and 145, as well as flip 147 are seJeet&*elj energ~zed in 
carcuited, but one of the set or rcset anputs to overflow Sib[, rt>Fpcwsc t o  the tlmlng puke, dependnng on &he rnode cprnftgw- 
flop 147 ts enabled an response to a tsm~ng pen&= by the iogec r.s~tor 
network 148, dependang upon the overflow condneaora d r  in   moo^\ I ahid 3, swsleh 331 ss closed to  S e J  a btnary 7ero 
tected by loglc network 148 from the A and it% snpclts to and 41 t\) the & naput te~mtndl of Full adder 3@B Tl~ereoji the bunk 
the surn output of full adder labl Swatches 144 and 145 are and carry output5 of ful ,  aifder 3691 on leads 302 an$ 303, 
also controlled by network 148 to be selectuvely open and respect~vely, arc snda*caitve saxlelg of the resullt of addang the 
c l o d  for mode 2 operatoon, In dependence on the presence contents of stage 73 wiktt * ti.. bit on Read '78 Tbe ~ d i r j  sagnaI 
or  absence ofoveflow on lead 303 as propagated to the $I Input tert.urrd OF Full adder 
T o  understand more fully the fgnctionnng of nwstches 144, 201 w~hrch functaons an the uscadi manner a -  -s -ponie to the 
145 and flip-flop 147 for mode 2 and 3 operatson, agaan con- signals derived from stage '72 and on leaa " 7 I i t a r b  101 a iw  
sider the SMZ operataon of subtracting 4-2 from 6-3, lrssumnng Funceaons I D  the usual addatlcan mode nn resp07,e 1 I~ r l r r i i  
mode 3 configuration Under the assumed condltaons, thc and data signals applned thereto 
word stored nn stages 7 1 , 7 2  and 73 es 0 I0 and the ahapui word In nnodes 0 and 2, the binary EeveB of rrght s m . 1  1t - ia  5 .- 
on leads 7 4 , 7 5  and 76 as 01 I ,  whereby the inputs and outputs Pi added to the sum of the words saczed sn regnter stage< i d  - 3 3 
of full adders 101, 201 and 301 are given supra Repeatang, and on data lanes 76-18 by vartue ofswetckt 333 be8i.g sle,~e,i 
the inputs and outputs of full adder 101 are ABC=101, carry and swatch 331 beang open carcuated For a bxnaiy Tern et\l 
=I .  ef? =0, whereby S H ,  S,=l and Thereby, S,S,S sight seraak lane 75, fuFslB adder 381 func t ru~s  sn t, i d  Bne 
+SrS ,SA4.=0 so  that swntch 144 r-,  ilosed to gate a zero to I!!% 60 same manner rndrcated supra for modes I ,lid 3 In response 
input of stage 71 and flnp-flop 147 IS beset an response to a ram- to a banary one level beang on raght seraal linaa: :5 thc* dull adder 
ing pulse Srnce stages 72 and 93 arc loaded wvth 01, as an- 301 funckaons sn the same manner a is hugher older full adder, 
dicated supra, the word stored an the regaster comprasrng for example, full adder 211 or  101, responding to a carry 
stages 71-73 is lndIcat l~e of a posalne Integer kravsng a value signal Thereby, the effect of couplang r n ~ h i  seraal line 74 to 
of unity Since no overflow as rndicated En flsp-flop 147, the 65 the C snput of full adder 301 IS the same #is adding 113s: ssgna! 
c o n e s t  result of the operataos. ha I c ~ ~ ~ T - J  on the ssght data lane lo  the sum of the ward ~ t o e e d  ~n the re- 
Next coneider SMZ, mode ?. opb T J L ' I ' P ~  when -+ ? 98 stored In gt%ker compslsang stages 71-73 and the word on data Benex 76- 
ebgea $I-")" a8 01 1 and 88 r ~ l - l r  t*xrrd -,llrl 2 ,  applrcd lo -78 
lines 76-78 OBO Usidcr e 5  - t i  . ~ ' L L I  n11 the t s m ~  an- For rna~des 2 and '3, ww~tch 134 ia open clrtusted whcnehy no 
dependent input nand amtpaiil NEI,  I * , ' ~  r i b  16ae naaQB addern; enc f o r  7 0  ovcrflc~w am loiatB I03 18 psopiagi~lcd lo lei1 mcrasnl Panc 74, but 
full adder 401, ABQWMOI, (awn I ,  kasary 4, for ltdB bidder (~vcrflow bndec~lsonld ure derived N ~ O C C O I V ~ ~ ~  b y  181g3~ network 
201, A B C 4 l 0 ,  laearn - 1 ,  w r t y  -0 for ~ ' ~ B L I  adder 1411, 148 feed~ng: fltgs-flasp 147 !.or modela 0 and 2,  ww,t~.Ere 134 8s 
A B C 4 0 l .  rum - 1 ,  carry 4 SWI~CII 144 spl cloned and fllp- clc~wcd, whereby anicrflow andccintaoas can be: ~a,ug>Bed to left 
f l o u t 7  reset to regpanse to each tiansng puler sence ?!$,S aersal data Irne 74, but the Oogrc an network 1488 t n h ~ b ~ t s  aktud- 
d+SfSISph) rhereby- nn r e s p o n ~ e  to ,I timing pul\e, the b:n'i.tr) 75 tion of flip-flop 117 to the set o r  o v e a o w  inadseaoao- output 
-3nisdb i n now gaven to the an3tru~tson for nubtrartsng 
she ddbc k 9-d >as line% 76-78 from the contentq of reglster 
stages '71- 73, d -rlntit>iled by the operataon code bat8 ahcd 
having 3aiuc3 a d  01 i 8 ,  rewpectsvely In re%ponhe to the S U B  In- 
dcrucilirn the ~ P Y I O W O I I ~  tIFU18: rndependent ~wstches are an- 
varaably i ! a  YeiJ ~ ~ g d r d l e 8 ~  of modc configurdtaon swetche~ 
194, 204 di"d 108 i j fecd the okatputfi of registers 71, 72 dnd 
74 :o tiic 4 mpJ&r pl iulB ddderh i01, 401 ,rnd 301, respecthue- 
) ,  swu',$~* '1 132 132 and 382, to fecd the ~ornplcment~u taP thc 
a h  on G ~ A  i trnch YB 77 and 78 to the B input tcrmtnaln of Lull 
d~lJer* 101 2611 snd 301, rcspe~tavcly, ant1 ~wltbhea 12.8 dnd 
229 ca * n ~ ~ l s : 1 1  -erwecn the cdrry outputs of Pull adders 201 
I Q ? ~ :  301 i t*  iha. C dnputw of sdders l @ d  and 201, reepectrvely 
Fkne 8.1 I&: ~~~i~iii(t~htlrti iaeleatsvely energired to the closed htdte\ 
,iiPe bwn'ehc*~ 332 333 dnd 134, swrrch 331 11 never energried 
to the L ~ O S L C ~  state for the SUB Instructton Swatbheh 242 and 
342 arc L X D ~ P ~ O  an iebponw to each Ismrng pulse generated by 
bemsng a d  conlaoi unst 82 whale swrtches 144 and 845 are 
&let t vcl J closed dependnng upon the mode configurataon, In 
resp0n.c to the tamang pulse 
In mod-* 'i and 3 of the subtracteon rnstructaon, the two's 
cornplerncnt of the banary word on data leads 76-78 IS taken 
and addevd 9~1th the word rn register stages "8-73 to perform 
.he ~ruStrjhciion TO this end,  swstch 332 8s closed to load a bl- 
n 2 q  on2 relei 313  the C input of full adder 301 Full adders 
BOI, 201 and 3011 ra:spond to the enputs thereof rn the bame 
manner indacated su~pra wath regard to the SMZ anstruction, 
except lhdt  she wold on the parallel data lane as two's comple- 
mented, sather than the word stored rn stages 91-93 This 
lesssit showlJ be evadent srnce the complement o f t h e  word on 
the parallcl data hnes and the true indscataon of the regaster 
stage word 1s fed tc each of full adders B@l,201 and 3dbl slnce 
the full adders respond to t h e ~ r  A and IB inputs rn #he same 
qawner Utslarang stmalar reamnrng, the processctr one's com- 
plemesb {the word oin data lines 76-78 and adds the compBe- 
merat to the sngnal on rsght serial lrne 95 wath the word stored 
,n regusteu s:ages 71-73 wsth the system In mode 0 or  2 opera- 
snon, wheae n swntcb 333 te closed and swrrch 332 IS open-c~r-  
c w ntcd 
For FiOMeS O and I ,  switch 134 ss closed whereby oveaRow 
nducatrons derwed on the carry output of full adder 103 are 
gened to $c R serial lme 74 and the sum sngnal 1s fed to the Input 
of regislev 71 through swutch 144 rn response to each tlmrng 
pu%rie In modes 2 and 3, swntch 134 ss open and the overflow 
signal ow Ueao IOJ as not coupled to left serial data line 74, but 
I@gnc carcune 148 selectively enengazes overflow nndicator 147 
end one of sw~tches 144 or  145 In response to each tlmrng 
pulse 
A plbrailaay of parallel processes of the type allustrated an 
FIG 6 cara be advanuiageously cascaded together or  connected 
an paralieel rn me same manner as the serial regasten as in- 
dacated, for example, by FIlGS 3-5 If, for example, b~nary  
words havarg parallel brw of the same order are deraved nn 
sequence for dlfferemit orders, as frequently elgosts fin binary 
coded decsmal notat~on,  are employed m the processor, all of 
the bats i~sn one word can be applted to one of the reglstcrs corn- 
pansnng ratages 91-73 and then shtfted to a second regaster 
prior to the  sppl~catnow o f t h e  next lower order word. 
Whale rhera: haa been descrlbed and allustrated one specrfic 
ernhdiirnent of rha: snventaon, rt wall be clear that varrations In 
the details of ihe embodament sgecsfically nllustrated and 
dewsenbed may be imnade without depanang from the true sparat 
and scope of as: anvention a s  defined sn the appended claams 
For exmple,  ut IS to be u n d e r s t o d  ?hat other types of carcunts 
can be empioyed for the specific reglster stages and that in- 
stead of utal~zrng a p a r  of dming pulses as described, master- 
slave alp-flops may be employed 
1 claim 
$1 A dam processor comprising a plurality, N, of regrster 
$%ages:%, each of 3asd stages having an unput and an output Per- 
mnead9 one of sand stages beang the highest order stage and 
another belng &he lowest order stage, first and ~ e c o n d  data 
irnes for feed~lng scpnds to and from sard hrghesr and lowest 
order stages, respectively, switch means for selectively con- 
necting: ( I )  said first data line to the input terminal oh said 
highest order stage while connectiral~ the output terminal of 
said lowest order stage to said second data line and while con- 
5 necting the output terminal of each higher order stage, sa, PO 
the input terminal of the next lower order stage, n-1, or ( 2 )  
thu output Perrninisl arf each lower a>riler atage, rn, lo the input 
terminal o f the  ncxt highcr order stage, m S I  . while connecting 
thc output tcsminal ol'akaid hig81er;t order stage to x;ad first dine 
18' iirzd whik conncc11~)g P!lc inpul trrminal of nitid iowe111 order 
P;lagc to wad reconag Pine; where n--2, 3 ... N, and m-= i , 2  ... N- 
I ,  anti rneanb fa~r ~Qtifting hignalra htt~red in said stagch toward 
elthcr o f  kaid lino,. ti;atd nwitch iureans including nae;ssi?; Roi at 
will corrnccting thc output terminal of ahc l o w ~ s t  order stage 
with the input terminal of ahe highest order stage, and means 
for at will ccinnecting said lines together and for dccoupling 
said highest and lowest order stages from said lines while 
enabling the stored signals to be shifted. 
2(4 2. 7'he processor of claim W further including means for 
loading a predetermined binary signal in one of said stages in 
response to each shift of the signals between said stages while 
said highest and lowest order stages are decoupded from said 
lines. 
25 3. The processor of claim 2 wherein said switch means 
further includes means for selectively decoupliwg either of 
said highest o r  lowest order stages Prom said first and second 
lines. 
4. The processor of claim 3 faauther including means for 
30 loading a predetermined binary signal into the highest or 
lowest order stage in response to the lowest and highest order 
stages being respectively decoupled from the data lines. 
5. A data processor comprising a plurality. N, of register 
stages, each of said stages having an input and an .output ter- 
35 minal, one of said stages being the highcsa order stage and 
another being the lowest carder stage, first arad second data 
lines for feeding signals to and from said highcsa and lowest 
order stages, respectively, switch means for selectively con- 
necting: ( I )  said first data line to the input terminal of said 
40 highest order stage while connecting the output terminal of 
said lowest aprder stage to  said second data line and while con- 
necting the output terminal of each higher order srage, n to 
the input terminals of the next lower order stage n-];or ( 2 )  
the output terminals of each lower order stage, m,to the input 
45 terminal o f the  next higher order stage, m-8, while connecting 
the input terminal of said lowest order stage to mid second 
line and while connecting she output terminal of the !?;ghcst 
order stage to said first line; where n=2, 3 ... Pd, and m=i, 2 ... 
N-I, and means for shifting signals stored in said stages 
50 toward either of said lines, wherein said switch means fumhht~ 
includes means for at will connecting said lines together and 
for decoupling said highest and !owest order stages from said 
lines while enabling the stored signals to be shifted. 
6. The processor of claim 5 further including means for 
55 loading a predetermined binary signal in one of said stages in 
response to  each shift of the signals beaween said stages while 
said highest and lowest order stages are decoupled from said 
lines. 
60 7. A data processor comprising a plurality, N, of register 
stages, each of said #sages having an input and an output tci- 
minal, one of piaid stages being the highest order fitage. the  
other being the lawest order stage, first and second data line, 
for feeding signals to and from said highest and Iowcsr order 
65 stages, respectively, switch means for glectively cons~ecting: 
( 1 )  said first data line to the input terminal of said highest 
order stage while connecting the output terminal of said 
lowest order stage to  said second data line and while connect- 
ing the output terminal of each higher order stage, n, to the 
70 input terminal of the next lower order stage pa-l; or ( 2 )  the 
output terminal of each lower order stage, m, to  the input ter- 
minal of the next higher order stage, m+l , while coinnecting 
the output terminal of said highest order stage to said first line 
and while connecting the input terminal of said lowest order 
75  stage to  a i d  second line; where w=2, 3 ... lad, and m=l, 2 ... 
3,588..483 
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N-I, and ~ P , B I P S  for nhifiirig signads stored in mid stages 24. The prc~cc!isor of clai 
* .  +,~xerd  , either of x ~ d  Bincs, V I ? ) ~ ~ C I ' B  *laid su,isch mean:$ feasther ciudes rneanii for establish 
ir:lci?~ciee means for selectbwei~ deci>iapling either o h s a i d  that a word stored En the i 
highent o r  Powest order stapes from zatd f i rst  and second iinee. \wort! r;ru tFic data ieads. 
8. The FroccciBor sf claim V u s t h e r  including means ~CI-  .5 23 The groccssor of claim 22 including ;neni:& rsr ~c.:ec.: " C  
loading a predetesnlni~ad binary signal into the bighefit i?:. ly perforriling the subtractta~n in a,r;e'.; or tv#<:'s : c i r p ! c , ~ e r > i  ..,- 
iozverjt order stage in reiapoers: hcr the lowest dnd hiL?hest order nary aoithmr:tic. 
akgeti being respcco.i,*!efy decoup%ed f a r m  :Re data h e % ,  24. 'l'h:. prciseasor o ~ r E a i n  IS wi~~em'sn aid sw . : 1 \  weans 
9. A data processor coinprisivip a piurality, N, oh register ~Berdcs mernns for selecttvc?y csiabii:thie>g the  p:-:<,)c*er;nci-**f4 ~, .
stages. each of sasd stagepi having an inplat snd an output ter- functrort ?st, ~ h b ~ t :  : I )  a WOT(P i)n t h e  d,~tii i?r , ,>~d:~ ;& .si6c;i ~ l t h  ,,! 
mtnaE, one of said mtages being the Righcsr ~~rrSer stage and the d~rard ntored in the registc: si2ig,c*, (9) 1:! ..L.,~.,B :.A :..c d:.t? ic~:!- 
other beina the Icaweal order atage, first and ~ c c o n d  ata tines la  wuhtrae?cd from a '~,61rd t;torcd in the re6r:ie. -i.:itrb, r,r ( 3  i L 
for feeding signah to and from tiaid highest and lowest order word xtora:d iili thc regi*;icr scagsrc t g  srtbtiea,,.::.c C ; i r  - -i:brt.  *:? 
staagea, respectively. swirch means Boa b~iecti~,eLy connecting: , ii; !he data Isadu. 
( 1  5 said tlml data line t o  t he  ;,:?put terminal of said highest 
order stage while contreciing the oeeupui terminal crf i.,aid 
lo.p bbr .,, order m g e  to &aid second data line and while connect- plcment binary arithrneuic. 
in8 the outpu,l terminal of each higher order stage, us, to the 26. The procer;a,r c1;:in.s 23 
input terminal of she next Bower order stage, n - i ;  rrr ( 2 )  the 211 
0;ItpUi I4~1~i l~l lb l  of each lower ordfr  sedge. r v ,  to the inprtt tor- 
rninal of tihe next higher order stage, rai-i, while connectiiag 
the output terminal of said highest oidcr stage to  said first line 
and while coniacc?ii:g the  input terminal r:f said lowest order 
Gage to said ?econd Iine; where n=2, 3 ... N ,  m=E, '2 ... N-1, 25 cludeii 
and means for 8hifiirrg hi,;nais stored in said stages toward 
cieher of SBH~!, line:,, l\i lirgic networks. means kir cc?b.tnccting 
each of said Bogit: ne8:vorlks &ti he respcrnhive ro the signal 
~ m i e d  En a diffcrenat one of said stages. and means for ccjupEing 
anorher slglrlll &o each of. mid logic ncrwor?:x, and n~eane; hr 
coupIis!g hr: 1lrt1Pput signal fra)an; each ~ p f  emid etages, except 
stage N, as an input to the logic ncr\afosk responsive tab PIDC 
rjignel frama aniother register stage, and means for  selectively 30. 'The psoecssoi ~i'ci:;inl 2.9 wherein 
coupling ,an faom each logic net,A,ork to oha input ler- 3 5  
minaE of 3 diffcrenat one of said stages. 
16 The processor of claim 9 further irmcluding a data jead 
for ed:<ka of said i;lages, and means for se\eceivePy coup)jng a 
signal fiai:? a,acCc of said stages 10 a dlf"f'eFena one of said data cludes means for ~ e k c t i l d y  0
Beads. 40 word. 
11. proce,sor of ciainl la further including for 33. The processor of cia in?^ 26 wherein said swi:c.i- . *- .&a b,. is .n- 
selecpiveiy cernbinirlg the signal on, one Ofthe data lines with a dudes  rnzans Bh3h i3e:ectively: ( 1 ) adding a him-y ,,r:e. rc a bb ora 
word stored in the register stapes. stored in the register stages: ( 2 )  s~htsac t in~:  :i ~ i i r a r q  ::-~c Frorr? 
12. The p r w c s o a  of claim 11 fufiher rncluding means for a word stored in the register stages; gr <: ) i:~:ir~,.~:r-r:ttn~ a 
selectivciy coupling the signal spored in one of the highest or 45 word stored in the register stages. 
lowest order stages to the other of said lines. 34. The processor of claim 33 amhereli: ca:h 2f 4mvc i c g ~  
13. The processor of claim 12 funher inclalding means for networks comprises a fill1 adder having s u n  and cs'ry ~c l j ; a t s  
o i ip l ing  a sI& each of sriid data leads to  an input of a di& the ith one of said ful! adders having a first i np .  ..t -i o:::srve 1.: 
F. - r~ .n t  .- oaae of said logic netwo~ks.  ?he state of the ith register stage, a seeor:<: I , , ~ A :  :cIt i : i iv~1> 
2 5 .  The processor of claim 1% wh+:rein said switch means En- 50 responsive to the signal on the rtk lead, a n d  3 tE. i rJ rcput >c'e:. 
eludes means fox connecting each of said logis: networks with livciy responsive to the carry output  of tl-c: 6'- I ):'i ,'I. ;: sd:j:r, 
a different one of  said stage8 and data leads so  that the signal where 6 = 8 ,  2, 3 . . .  N. for the full adder of s:.;gir i-= 1 , TI. - . , , . a  - " b t l r  
stored in eiich atage after each activation of said shifting sclectivciy coupling binary ieveis to aha: thrrd i1-p~:  
means iu a predates mined bgic  ftanction of the ~ignalr  previ- 35. The processor or claim 9 Further :zcEeri$inC ~-,c;nni 
ously stored in the stages and an the data leads. 5 S  aelectlvcly cilmbisaing thc ~ i g n a i  a.n cinc ai.f a!:. ii:,ii! i3nc.r wlrh 3 
MS. The proceusor of claim 84 wllerein aaid Function is OR. word   to red in the register xtageP:. 
16. 3% ~T@.CCBWC)S of ciabm 16 wilerein mid funclia,n i n  36. '8'he p r o c e ~ b i ~ ~  a?f claini 35 further ~r:cit:Ji-;g .nc%n:> ;ci i 
AND. selectively caaupling the signal stored bat < b i t e .  :).' ::A biglrzi,~ o v  
17, The pmceseor of claim g$ "~ilereif)  function P;s EX- h~west  order stages 80 the other of said I l n ~ a  
CLUSEVE OR. " 3 7  The processor irf claim 9 fur ther  in i , ; lwci i i i , :  ,i caia iia,d 
18. The processor of claim 14 wherein said switch means in- for each of said stages, and means for c : i i~~p l~rg  a sigiia; olrz 
cBeades nlezms for sebectively establishing 'the predetermined each of said data leads to an input of a oiffeicnt sme of sacd 
function as any of AND, OR, or EXCLUSIVE OR. logic networks. 
19. The processor of ciaim 18 wherein said switch means in- 65 31. The processor of claim 3'7 wherein said sw1:c ;.lea::: En- 
cludes means for establishing the predetermined function so d u d e s  means for con~nectiag each of said Eoplr ne8,works with 
that a word on the data leacis is added with a word stored in a diPrerent one of said stages and data lee:Ji s;. r ~ i n c  the sigsvil 
the register stages. stored in each stage after each activetic. of sz/d ~,hiftti;.,g 
20. The processor of claim 18 whcraiw said swirclii means in- mearls is a predetermined logic function al' t h t  ssgra's preg4- 
eludes means for establishing the predetermined function so 70 ously stored in the stages and on the data leads. 
that a word on the date leads is subtrscred from a word stored 39. The processor of cBaim 31 wherein said frrnctian IS OR. 
in the register stages. 40. The processor of claim 38 wkaei.cik said f t x t k ~ i ,  hs
21. The processor of claim 20 ilacPuding means for selective- AND. 
!y prforming the subtraction in one's o r  two's complement bi- 41. The processor of claim 38 wherein sad .vr:c!.:nr: is EX 
nary ari!.brnctic. 75 CLUSIVE OR. 
3,588,483 
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ng the predetermined function so 61. The p r o c e s s ~ r  o f  claim 58 wherein one of said functions 
ads 1s subr:acted from a word stored is AND. 
62. The proc-ssor of claim 59 wherein one of said fu,nctions 
predetermined function su 64. The processor of claim 59 wherein said switch means in- 
stages is subrracted from a cludes means for establishing the predetermir:ed f u n c r i o ~ ~  so 
that a ~vol-d on  the data leads is added with a word stored in 
cludes means for establishing the prcdecerrnisied f~incilo:? so 
ciuding rneans for selective- 30 that a word s:ored in ;he register seagzs :s subtracted horn a 
tlons in one's or two's corn- word OM the data le;:ds. 
59 wherein each of said logic 
networks comprises a h l l  adder having sum and carry outputs, 
lively one's or two's complemen~ting the selectively coupling binary levels to the third input. 
said stages so  that a word stored therein is selectively either 
count of one or  subtracted 
carry output of the (i-1 )th full adder, 65 gle pulse for seiectively complementing a word stored in the 
ond means for selectively coupling 75.  A data processor comprising N register stages, N logic 
pl through the nth logic network a s  networks, means for connecting each of said logic networks to  
network, where 1 n N-1, third be responsive to the signal stored in a different one of said 
ling an output signal from the kth stages, means for coupling a n ~ t h e r  signal to  each of said logic 
f the kth stage, N data leads 1 ... N, 75 networks, means for coupling an output signal from each of 
3,588,483 
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saed stwgea, except x t a p  N, as an tnplso to di logac network sad  stages, except hragc N, as an rnpu rc s t ~ , \ c .  r,s-ori, 
aespon8ilwe to the ssgnal from another reglstea ?itage, means for responstvls to the signal r a m  another registe a -p: k r 
iaalectrvcly coup1ang an ouopua Prom zach lognc network to an ciclectlvely coPngiPng an output Fronn eaclb ocrc - tv~c-,  o tr 
!@pun. o f a  defferesst one t p f  bald frtagm, and means for select~we- enput of a diNerent on? of sad  stages, o-ad 13"-3 1 -  C v  ~e Xec a ~ e  
ly couplaerg 8h1fU a i ~ d  Larry be@ fftinnr slngla: oraglst lead to the 5 Oy cauplsng shift and carry bite, to a &In916 o u f p e t  bead C - r m  t F C  
fnrii' of stages and bogno network aesgansnve to the l a ~ t  of s a d  skageh and the  log^ netwc-Sa e 3 r w s  t c i i la  
sognal atored an the firat stage, sesgec tively atgnai atored tn the labt stage, reapeitsvely 
76 A data processor compclarng h~ r c g l ~ t e s  tager, N logic 77 I be data prclcca~rjr of clam 76 Fa,rrh~- r eivsg k ~ c  a n ,  
networks, maaednrs for  connertrng each of $raid logic ~ictwnrkx tt, f o r  ~ ~ e ~ ~ n v ~ ~ ~  coupilng ~ h d t  Larry bjtq f ~ F P J  
be responrlve the signal different of 10 lead lo ahc firat ofuasrd hkdgce and the  k>gss incan r - 9 3 ~  7% ( 
BPilgG., mean8 for cauphtng another ~lgnall  6 c ~  apf ra:d logkc the "~lnal  #tored lap the lwa i  rtage, reblpi I i e , ,  
networks, means f o r  coupling an o u t p u ~  signal Fsam each of 
